component

SN74LVC138AQDRQ1

Public Made by Adom

by adom

Texas Instruments Signal Switches, Multiplexers, Decoders, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lvc138aqdrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74lvc138aqdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers sn74lvc138aqdrq1: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Initial commit: component/sn74lvc138aqdrq1 · Ray 8d ago
sn74lvc138aqdrq1-etched.fit.json sn74lvc138aqdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn74lvc138aqdrq1-etched.glb sn74lvc138aqdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn74lvc138aqdrq1-etched.step sn74lvc138aqdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn74lvc138aqdrq1.glb Publish 0.1.0 · Ray 8d ago
sn74lvc138aqdrq1.kicad_mod Publish 0.1.0 · Ray 8d ago
sn74lvc138aqdrq1.kicad_sym Publish 0.1.0 · Ray 8d ago
sn74lvc138aqdrq1.lbr Publish 0.1.0 · Ray 8d ago
sn74lvc138aqdrq1.step Publish 0.1.0 · Ray 8d ago

SN74LVC138AQDRQ1

Texas Instruments · Signal Switches, Multiplexers, Decoders · SOIC-16

SN74LVC138AQDRQ1 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Binary select input A (LSB); accepts input voltages from 0 V to 5.5 V with VCC operating from 2 V to 3.6 V; selects one of eight active-low outputs in combination with B and C.
2 B input Binary select input B; accepts input voltages from 0 V to 5.5 V with VCC operating from 2 V to 3.6 V; selects one of eight active-low outputs in combination with A and C.
3 C input Binary select input C (MSB); accepts input voltages from 0 V to 5.5 V with VCC operating from 2 V to 3.6 V; selects one of eight active-low outputs in combination with A and B.
4 G2A input Active-low enable input; when HIGH, forces all outputs HIGH regardless of select inputs or G1 and G2B; VIH = 2 V min, VIL = 0.8 V max at VCC = 2.7 V to 3.6 V.
5 G2B input Active-low enable input; when HIGH, forces all outputs HIGH regardless of select inputs or G1 and G2A; VIH = 2 V min, VIL = 0.8 V max at VCC = 2.7 V to 3.6 V.
6 G1 input Active-high enable input; when LOW, forces all outputs HIGH regardless of select inputs or G2A and G2B; VIH = 2 V min, VIL = 0.8 V max at VCC = 2.7 V to 3.6 V.
7 Y7 output Active-low decoded output Y7; driven LOW when G1=H, G2A=L, G2B=L, C=H, B=H, A=H; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
8 GND power_in Ground supply reference; continuous current through GND pin rated ±100 mA.
9 Y6 output Active-low decoded output Y6; driven LOW when G1=H, G2A=L, G2B=L, C=H, B=H, A=L; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
10 Y5 output Active-low decoded output Y5; driven LOW when G1=H, G2A=L, G2B=L, C=H, B=L, A=H; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
11 Y4 output Active-low decoded output Y4; driven LOW when G1=H, G2A=L, G2B=L, C=H, B=L, A=L; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
12 Y3 output Active-low decoded output Y3; driven LOW when G1=H, G2A=L, G2B=L, C=L, B=H, A=H; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
13 Y2 output Active-low decoded output Y2; driven LOW when G1=H, G2A=L, G2B=L, C=L, B=H, A=L; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
14 Y1 output Active-low decoded output Y1; driven LOW when G1=H, G2A=L, G2B=L, C=L, B=L, A=H; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
15 Y0 output Active-low decoded output Y0; driven LOW when G1=H, G2A=L, G2B=L, C=L, B=L, A=L; IOL max 24 mA, IOH max −24 mA at VCC = 3 V; max tpd 5.8 ns at 3.3 V.
16 VCC power_in Positive supply voltage; recommended operating range 2 V to 3.6 V (data retention only at 1.5 V), absolute maximum 6.5 V; continuous current rating ±100 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LVC138AQDRQ1
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc138aqdrq1-etched.step / sn74lvc138aqdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc138aqdrq1.step / sn74lvc138aqdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (14 pp, sha256 475d05357e72f862, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF