Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC125AQPWRQ1

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74LVC125AQPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for buffer 1; when low, 1Y is driven by 1A; when high, 1Y is in high impedance.
2 1A input Input data A for buffer 1; output 1Y follows the level of 1A when 1OE is low.
3 1Y tri_state Three-state output of buffer 1; driven by 1A when 1OE is low, high impedance when 1OE is high.
4 2OE input Output enable input for buffer 2; when low, 2Y is driven by 2A; when high, 2Y is in high impedance.
5 2A input Input data A for buffer 2; output 2Y follows the level of 2A when 2OE is low.
6 2Y tri_state Three-state output of buffer 2; driven by 2A when 2OE is low, high impedance when 2OE is high.
7 GND power_in Ground connection.
8 3Y tri_state Three-state output of buffer 3; driven by 3A when 3OE is low, high impedance when 3OE is high.
9 3A input Input data A for buffer 3; output 3Y follows the level of 3A when 3OE is low.
10 3OE input Output enable input for buffer 3; when low, 3Y is driven by 3A; when high, 3Y is in high impedance.
11 4Y tri_state Three-state output of buffer 4; driven by 4A when 4OE is low, high impedance when 4OE is high.
12 4A input Input data A for buffer 4; output 4Y follows the level of 4A when 4OE is low.
13 4OE input Output enable input for buffer 4; when low, 4Y is driven by 4A; when high, 4Y is in high impedance.
14 VCC power_in Positive power supply, operating voltage range 1.65 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC125AQPWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc125aqpwrq1-etched.step / sn74lvc125aqpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc125aqpwrq1.step / sn74lvc125aqpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 f8a251269f0442d0, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF