Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC04AQDRQ1

Texas Instruments · Inverters · SOIC-14

SN74LVC04AQDRQ1 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Logic input for inverter 1; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
2 1Y output Inverting logic output for inverter 1 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
3 2A input Logic input for inverter 2; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
4 2Y output Inverting logic output for inverter 2 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
5 3A input Logic input for inverter 3; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
6 3Y output Inverting logic output for inverter 3 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
7 GND power_in Ground supply reference, 0 V; continuous current through GND not to exceed ±100 mA.
8 4Y output Inverting logic output for inverter 4 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
9 4A input Logic input for inverter 4; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
10 5Y output Inverting logic output for inverter 5 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
11 5A input Logic input for inverter 5; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
12 6Y output Inverting logic output for inverter 6 (Y = NOT A); IOH = -12 mA at VCC = 2.7 V, IOL = 12 mA at VCC = 2.7 V; tpd max 5.5 ns at VCC = 2.7 V.
13 6A input Logic input for inverter 6; accepts voltages from 0 V to 5.5 V; VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V.
14 VCC power_in Positive supply voltage; operating range 2 V to 3.6 V; absolute maximum 6.5 V; continuous current not to exceed ±100 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC04AQDRQ1
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc04aqdrq1-etched.step / sn74lvc04aqdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc04aqdrq1.step / sn74lvc04aqdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 b0480e294049d367, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF