component

SN74LVC00AQPWREP

Public Made by Adom

by adom

Texas Instruments Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lvc00aqpwrepfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers sn74lvc00aqpwrep: viewers · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep-etched.glb sn74lvc00aqpwrep: factory component page (tier=lcsc) · Ray 11d ago
sn74lvc00aqpwrep-etched.step sn74lvc00aqpwrep: factory component page (tier=lcsc) · Ray 11d ago
sn74lvc00aqpwrep-hero.glb sn74lvc00aqpwrep: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
sn74lvc00aqpwrep-hero.overlay.json Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep.glb Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep.kicad_mod Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep.kicad_sym Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep.lbr Publish 0.1.0 · Ray 11d ago
sn74lvc00aqpwrep.step Publish 0.1.0 · Ray 11d ago

SN74LVC00AQPWREP

Texas Instruments · Logic Gates · TSSOP-14

SN74LVC00AQPWREP from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 data input A of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
2 1B input Gate 1 data input B of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
3 1Y output Gate 1 NAND output, Y = A ⋅ B; continuous output current is rated at ±50 mA.
4 2A input Gate 2 data input A of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
5 2B input Gate 2 data input B of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
6 2Y output Gate 2 NAND output, Y = A ⋅ B; continuous output current is rated at ±50 mA.
7 GND power_in Ground reference pin for the device.
8 3Y output Gate 3 NAND output, Y = A ⋅ B; continuous output current is rated at ±50 mA.
9 3A input Gate 3 data input A of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
10 3B input Gate 3 data input B of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
11 4Y output Gate 4 NAND output, Y = A ⋅ B; continuous output current is rated at ±50 mA.
12 4A input Gate 4 data input A of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
13 4B input Gate 4 data input B of the quadruple 2-input NAND gate; inputs accept voltages up to 5.5 V.
14 VCC power_in Supply voltage; operating range is 2 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC00AQPWREP
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc00aqpwrep-etched.step / sn74lvc00aqpwrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc00aqpwrep.step / sn74lvc00aqpwrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 1b2f6b400f277427, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF