component
SN74LV1T08QDCKRQ1
Public Made by Adomby adom
Texas Instruments , SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8h ago |
| viewers | 8h ago |
| package.json | 8h ago |
| page.json | 8h ago |
| README.md | 8h ago |
| sn74lv1t08qdckrq1-etched.glb | 8h ago |
| sn74lv1t08qdckrq1-etched.step | 8h ago |
| sn74lv1t08qdckrq1-hero.glb | 8h ago |
| sn74lv1t08qdckrq1-hero.overlay.json | 8h ago |
| sn74lv1t08qdckrq1.glb | 8h ago |
| sn74lv1t08qdckrq1.kicad_mod | 8h ago |
| sn74lv1t08qdckrq1.kicad_sym | 8h ago |
| sn74lv1t08qdckrq1.lbr | 8h ago |
| sn74lv1t08qdckrq1.step | 8h ago |
SN74LV1T08QDCKRQ1
Texas Instruments · IC · SC-70-5
SN74LV1T08QDCKRQ1 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Input A of the 2-input positive-AND gate; 5.5-V tolerant input with a lower threshold circuit supporting up and down translation. |
| 2 | B | input | Input B of the 2-input positive-AND gate; 5.5-V tolerant input with a lower threshold circuit supporting up and down translation. |
| 3 | GND | power_in | Ground pin. |
| 4 | Y | output | Output Y = A × B in positive logic, with the output level referenced to VCC (1.8-V, 2.5-V, 3.3-V or 5-V CMOS levels). |
| 5 | VCC | power_in | Positive supply pin, operating range 1.8 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SC-70-5 |
| Category | |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 1.6 | 5.5 | V | 5 | ||
| Input voltage | VI | 0 | 5.5 | V | 5 | ||
| Output voltage | VO | 0 | V | max = VCC | 5 | ||
| High-level input voltage | VIH | 1.1 | V | VCC = 1.65 V to 2 V | 5 | ||
| High-level input voltage | VIH | 1.28 | V | VCC = 2.25 V to 2.75 V | 5 | ||
| High-level input voltage | VIH | 1.45 | V | VCC = 3 V to 3.6 V | 5 | ||
| High-level input voltage | VIH | 2 | V | VCC = 4.5 V to 5.5 V | 5 | ||
| Low-level input voltage | VIL | 0.5 | V | VCC = 1.65 V to 2 V | 5 | ||
| Low-level input voltage | VIL | 0.65 | V | VCC = 2.25 V to 2.75 V | 5 | ||
| Low-level input voltage | VIL | 0.75 | V | VCC = 3 V to 3.6 V | 5 | ||
| Low-level input voltage | VIL | 0.85 | V | VCC = 4.5 V to 5.5 V | 5 | ||
| Output current | IO | -3 | 3 | mA | VCC = 1.65 V to 2 V | 5 | |
| Output current | IO | -7 | 7 | mA | VCC = 2.25 V to 2.75 V | 5 | |
| Output current | IO | -15 | 15 | mA | VCC = 3 V to 5.5 V | 5 | |
| Input transition rise or fall rate | Δt/Δv | 20 | ns/V | VCC = 1.65 V to 5.5 V | 5 | ||
| Operating free-air temperature | TA | -40 | 125 | °C | 5 | ||
| Supply voltage | VCC | -0.5 | 7 | V | 4 | ||
| Input voltage range | VI | -0.5 | 7 | V | 4 | ||
| Output voltage range | VO | -0.5 | V | max = VCC + 0.5 V | 4 | ||
| Input clamp current | IIK | -20 | mA | VI < -0.5 V | 4 | ||
| Output clamp current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC +0.5 V | 4 | |
| Continuous output current | IO | -25 | 25 | mA | VO = 0 to VCC | 4 | |
| Continuous output current through VCC or GND | IO | -50 | 50 | mA | 4 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| HBM ESD | V(ESD) | -2000 | 2000 | V | Human body model, AEC Q100-002 | 4 | |
| CDM ESD | V(ESD) | -1000 | 1000 | V | Charged device model, AEC Q100-011 | 4 | |
| Junction-to-ambient thermal resistance | RθJA | 293.4 | °C/W | DCK (SC-70), 5 pins | 6 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 208.8 | °C/W | DCK (SC-70), 5 pins | 6 | ||
| Junction-to-board thermal resistance | RθJB | 180.6 | °C/W | DCK (SC-70), 5 pins | 6 | ||
| Junction-to-top characterization parameter | ΨJT | 120.6 | °C/W | DCK (SC-70), 5 pins | 6 | ||
| Junction-to-board characterization parameter | ΨJB | 179.5 | °C/W | DCK (SC-70), 5 pins | 6 | ||
| High-level output voltage | VOH | 1.21 | V | IOH = -2 mA, VCC = 1.65 V, -40°C to 125°C | 7 | ||
| High-level output voltage | VOH | 1.93 | V | IOH = -3 mA, VCC = 2.25 V, -40°C to 125°C | 7 | ||
| High-level output voltage | VOH | 2.49 | V | IOH = -5.5 mA, VCC = 3.0 V, -40°C to 125°C | 7 | ||
| High-level output voltage | VOH | 3.95 | V | IOH = -8 mA, VCC = 4.5 V, -40°C to 125°C | 7 | ||
| Low-level output voltage | VOL | 0.1 | V | IOH = 50 µA, VCC = 1.65 V to 5.5 V, -40°C to 125°C | 7 | ||
| Low-level output voltage | VOL | 0.25 | V | IOH = 2 mA, VCC = 1.65 V, -40°C to 125°C | 7 | ||
| Low-level output voltage | VOL | 0.2 | V | IOH = 3 mA, VCC = 2.25 V, -40°C to 125°C | 7 | ||
| Low-level output voltage | VOL | 0.35 | V | IOH = 8 mA, VCC = 4.5 V, -40°C to 125°C | 7 | ||
| Supply current | ICC | 1 | µA | VI = VCC or GND, IO = 0, VCC = 5 V, -40°C to 125°C | 7 | ||
| Supply current | ICC | 10 | µA | VI = VCC or GND, IO = 0, VCC = 3.3 V, -40°C to 125°C | 7 | ||
| Additional supply current | ΔICC | 1.5 | mA | One input at 0.3 V or 3.4 V, other inputs at VCC or GND, VCC = 5.5 V, -40°C to 125°C | 7 | ||
| Additional supply current | ΔICC | 10 | µA | One input at 0.3 V or 1.1 V, other inputs at VCC or GND, VCC = 1.8 V, -40°C to 125°C | 7 | ||
| Input leakage current | II | -1 | 1 | µA | VI = 0 V to VCC, -40°C to 125°C | 7 | |
| Input capacitance | Ci | 2 | 10 | pF | VI = VCC or GND, VCC = 3.3 V | 7 | |
| Output capacitance | CO | 2.5 | pF | Vo = VCC or GND, VCC = 3.3 V | 7 | ||
| Power dissipation capacitance | CPD | 14 | pF | F = 1 MHz and 10 MHz, VCC = 1.65 V to 5.5 V | 7 | ||
| Propagation delay A or B to Y | tPD | 1 | 14.9 | ns | VCC = 1.8 V, CL = 15 pF, -40°C to 125°C | 8 | |
| Propagation delay A or B to Y | tPD | 1 | 18.3 | ns | VCC = 1.8 V, CL = 50 pF, -40°C to 125°C | 8 | |
| Propagation delay A or B to Y | tPD | 9.5 | ns | VCC = 2.5 V, CL = 15 pF, -40°C to 125°C | 8 | ||
| Propagation delay A or B to Y | tPD | 11.5 | ns | VCC = 2.5 V, CL = 50 pF, -40°C to 125°C | 8 | ||
| Propagation delay A or B to Y | tPD | 7.3 | ns | VCC = 3.3 V, CL = 15 pF, -40°C to 125°C | 8 | ||
| Propagation delay A or B to Y | tPD | 8.8 | ns | VCC = 3.3 V, CL = 50 pF, -40°C to 125°C | 8 | ||
| Propagation delay A or B to Y | tPD | 4.7 | ns | VCC = 5.0 V, CL = 15 pF, -40°C to 125°C | 8 | ||
| Propagation delay A or B to Y | tPD | 6.3 | ns | VCC = 5.0 V, CL = 50 pF, -40°C to 125°C | 8 |
CAD (KiCad official)
- Symbol:
SN74LV1T08QDCKRQ1 - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SC-70-5 (KiCad packages3D, STEP)
- 3D model files:
sn74lv1t08qdckrq1-etched.step/sn74lv1t08qdckrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74lv1t08qdckrq1.step/sn74lv1t08qdckrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (30 pp, sha256
2679c190d9af1f5e, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).