main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers sn74lv165apw: viewers · Ray 20h ago
package.json sn74lv165apw: LCSC part number C2860463 (was published as the bare integer) · Ray 7h ago
page.json sn74lv165apw: LCSC part number C2860463 (was published as the bare integer) · Ray 7h ago
README.md Initial commit: component/sn74lv165apw · Ray 20h ago
sn74lv165apw-etched.glb sn74lv165apw: factory component page (tier=mfr) · Ray 20h ago
sn74lv165apw-etched.step sn74lv165apw: factory component page (tier=mfr) · Ray 20h ago
sn74lv165apw-hero.glb Publish 0.1.0 · Ray 20h ago
sn74lv165apw-hero.overlay.json Publish 0.1.0 · Ray 20h ago
sn74lv165apw.glb Publish 0.1.0 · Ray 20h ago
sn74lv165apw.kicad_mod Publish 0.1.0 · Ray 20h ago
sn74lv165apw.kicad_sym Publish 0.1.0 · Ray 20h ago
sn74lv165apw.lbr Publish 0.1.0 · Ray 20h ago
sn74lv165apw.step Publish 0.1.0 · Ray 20h ago

SN74LV165APW

Texas Instruments · Shift Registers · TSSOP-16

SN74LV165APW from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SH/LD input Shift/Load control input, active low for parallel load operation
2 CLK input Storage clock input for shifting data through register stages
3 E input Parallel data input E for shift register stage E
4 F input Parallel data input F for shift register stage F
5 G input Parallel data input G for shift register stage G
6 H input Parallel data input H for shift register stage H
7 QH output Inverted serial output from shift register stage H
8 GND power_in Ground connection
9 QH output Serial output from shift register stage H
10 SER input Serial data input
11 A input Parallel data input A for shift register stage A
12 B input Parallel data input B for shift register stage B
13 C input Parallel data input C for shift register stage C
14 D input Parallel data input D for shift register stage D
15 CLK INH input Clock inhibit input to disable shifting operation
16 VCC power_in Positive supply voltage, 2 V to 5.5 V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LV165APW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74lv165apw-etched.step / sn74lv165apw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lv165apw.step / sn74lv165apw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 8ab48eef183fd56a, retrieved 2026-10-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF