component
SN74LV10ADR
Public Made by Adomby adom
Texas Instruments Logic Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74LV10ADR
Texas Instruments · Logic Gates · SOIC-14
SN74LV10ADR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Input A for NAND gate 1; logic input with voltage range 0 to 5.5 V. |
| 2 | 1B | input | Input B for NAND gate 1; logic input with voltage range 0 to 5.5 V. |
| 3 | NC | unconnected | Not internally connected. |
| 4 | 1C | input | Input C for NAND gate 1; logic input with voltage range 0 to 5.5 V. |
| 5 | 1D | input | Input D for gate 1; logic input with voltage range 0 to 5.5 V. |
| 6 | 1Y | output | Output of NAND gate 1; logic output with voltage range 0 to VCC V. |
| 7 | GND | power_in | Ground; reference potential for logic circuits. |
| 8 | 2Y | output | Output of NAND gate 2; logic output with voltage range 0 to VCC V. |
| 9 | 2A | input | Input A for NAND gate 2; logic input with voltage range 0 to 5.5 V. |
| 10 | 2B | input | Input B for NAND gate 2; logic input with voltage range 0 to 5.5 V. |
| 11 | NC | unconnected | Not internally connected. |
| 12 | 2C | input | Input C for NAND gate 2; logic input with voltage range 0 to 5.5 V. |
| 13 | 2D | input | Input D for gate 2; logic input with voltage range 0 to 5.5 V. |
| 14 | VCC | power_in | Positive power supply; voltage range 2 to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74LV10ADR - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
sn74lv10adr-etched.step/sn74lv10adr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74lv10adr.step/sn74lv10adr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
e13525015f8a6f8a, retrieved 2026-09-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).