component

SN74LV08ADR

Public Made by Adom

by adom

Texas Instruments Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lv08adr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LV08ADR

Texas Instruments · Gates · SOIC-14

SN74LV08ADR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
2 1B input Gate 1 input B. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
3 1Y output Gate 1 output (Y = 1A AND 1B). Push-pull CMOS output, IOH/IOL = +/-12 mA at VCC = 4.5-5.5V.
4 2A input Gate 2 input A. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
5 2B input Gate 2 input B. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
6 2Y output Gate 2 output (Y = 2A AND 2B). Push-pull CMOS output, IOH/IOL = +/-12 mA at VCC = 4.5-5.5V.
7 GND power_in Ground reference (0 V).
8 3Y output Gate 3 output (Y = 3A AND 3B). Push-pull CMOS output, IOH/IOL = +/-12 mA at VCC = 4.5-5.5V.
9 3A input Gate 3 input A. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
10 3B input Gate 3 input B. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
11 4Y output Gate 4 output (Y = 4A AND 4B). Push-pull CMOS output, IOH/IOL = +/-12 mA at VCC = 4.5-5.5V.
12 4A input Gate 4 input A. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
13 4B input Gate 4 input B. CMOS logic input, VIH = VCC x 0.7 (VCC = 3-5.5V), VIL = VCC x 0.3.
14 VCC power_in Positive supply, 2 V to 5.5 V operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74LV08ADRD
  • SN74LV08ADR
  • SN74LV08ADRDB
  • SN74LV08ADRDBR
  • SN74LV08ADRDGV
  • SN74LV08ADRDGVR
  • SN74LV08ADRPW
  • SN74LV08ADRPWR
  • SN74LV08ADRRGY
  • SN74LV08ADRRGYR

CAD (KiCad official)

  • Symbol: SN74LV08ADR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lv08adr-etched.step / sn74lv08adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lv08adr.step / sn74lv08adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 4b16bb84dcb43c1b, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF