Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LV02APWR

Texas Instruments · Logic Gates · TSSOP-14

SN74LV02APWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1Y output Output of first 2-input NOR gate; maximum continuous output current ±25 mA.
2 1A input Input to first 2-input NOR gate; accepts voltage 0 to 5.5 V.
3 1B input Input to first 2-input NOR gate; accepts voltage 0 to 5.5 V.
4 2Y output Output of second 2-input NOR gate; maximum continuous output current ±25 mA.
5 2A input Input to second 2-input NOR gate; accepts voltage 0 to 5.5 V.
6 2B input Input to second 2-input NOR gate; accepts voltage 0 to 5.5 V.
7 GND power_in Ground reference for device operation; maximum continuous current ±50 mA per device.
8 3A input Input to third 2-input NOR gate; accepts voltage 0 to 5.5 V.
9 3B input Input to third 2-input NOR gate; accepts voltage 0 to 5.5 V.
10 3Y output Output of third 2-input NOR gate; maximum continuous output current ±25 mA.
11 4A input Input to fourth 2-input NOR gate; accepts voltage 0 to 5.5 V.
12 4B input Input to fourth 2-input NOR gate; accepts voltage 0 to 5.5 V.
13 4Y output Output of fourth 2-input NOR gate; maximum continuous output current ±25 mA.
14 VCC power_in Supply voltage; operating range 2 V to 5.5 V, maximum continuous current ±50 mA per device.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LV02APWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lv02apwr-etched.step / sn74lv02apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lv02apwr.step / sn74lv02apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 b111af7846673213, retrieved 2026-09-26, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF