component
SN74LS688DWR
Public Made by Adomby adom
Texas Instruments Digital Comparators, SOIC-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SN74LS688DWR
Texas Instruments · Digital Comparators · SOIC-20
SN74LS688DWR from Texas Instruments, in a SOIC-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G̅ | input | Active-low enable input that, when low, allows the P=Q output to go low on equality (function table enable G). |
| 2 | P0 | input | P word data input bit 0, compared with Q0. |
| 3 | Q0 | input | Q word data input bit 0, compared with P0. |
| 4 | P1 | input | P word data input bit 1, compared with Q1. |
| 5 | Q1 | input | Q word data input bit 1, compared with P1. |
| 6 | P2 | input | P word data input bit 2, compared with Q2. |
| 7 | Q2 | input | Q word data input bit 2, compared with P2. |
| 8 | P3 | input | P word data input bit 3, compared with Q3. |
| 9 | Q3 | input | Q word data input bit 3, compared with P3. |
| 10 | GND | power_in | Ground. |
| 11 | P4 | input | P word data input bit 4, compared with Q4. |
| 12 | Q4 | input | Q word data input bit 4, compared with P4. |
| 13 | P5 | input | P word data input bit 5, compared with Q5. |
| 14 | Q5 | input | Q word data input bit 5, compared with P5. |
| 15 | P6 | input | P word data input bit 6, compared with Q6. |
| 16 | Q6 | input | Q word data input bit 6, compared with P6. |
| 17 | P7 | input | P word data input bit 7, compared with Q7. |
| 18 | Q7 | input | Q word data input bit 7, compared with P7. |
| 19 | P=Q | output | Active-low totem-pole identity output, low when P equals Q and G is low. |
| 20 | VCC | power_in | Positive supply voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20 |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74LS688DWR - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20 (KiCad packages3D, STEP)
- 3D model files:
sn74ls688dwr-etched.step/sn74ls688dwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ls688dwr.step/sn74ls688dwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (26 pp, sha256
a0bd34df5b6e904f, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SN74LS688DWR
**Texas Instruments** · Digital Comparators · SOIC-20
SN74LS688DWR from Texas Instruments, in a SOIC-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G̅ | input | Active-low enable input that, when low, allows the P=Q output to go low on equality (function table enable G). |
| 2 | P0 | input | P word data input bit 0, compared with Q0. |
| 3 | Q0 | input | Q word data input bit 0, compared with P0. |
| 4 | P1 | input | P word data input bit 1, compared with Q1. |
| 5 | Q1 | input | Q word data input bit 1, compared with P1. |
| 6 | P2 | input | P word data input bit 2, compared with Q2. |
| 7 | Q2 | input | Q word data input bit 2, compared with P2. |
| 8 | P3 | input | P word data input bit 3, compared with Q3. |
| 9 | Q3 | input | Q word data input bit 3, compared with P3. |
| 10 | GND | power_in | Ground. |
| 11 | P4 | input | P word data input bit 4, compared with Q4. |
| 12 | Q4 | input | Q word data input bit 4, compared with P4. |
| 13 | P5 | input | P word data input bit 5, compared with Q5. |
| 14 | Q5 | input | Q word data input bit 5, compared with P5. |
| 15 | P6 | input | P word data input bit 6, compared with Q6. |
| 16 | Q6 | input | Q word data input bit 6, compared with P6. |
| 17 | P7 | input | P word data input bit 7, compared with Q7. |
| 18 | Q7 | input | Q word data input bit 7, compared with P7. |
| 19 | P=Q | output | Active-low totem-pole identity output, low when P equals Q and G is low. |
| 20 | VCC | power_in | Positive supply voltage. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20 |
| Category | Logic |
| Pins | 20 |
## CAD (KiCad official)
- Symbol: `SN74LS688DWR`
- Footprint: `Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm`
- 3D model: SOIC-20 (KiCad packages3D, STEP)
- 3D model files: `sn74ls688dwr-etched.step` / `sn74ls688dwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74ls688dwr.step` / `sn74ls688dwr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/sn54ls682) (26 pp, sha256 `a0bd34df5b6e904f`, retrieved 2026-10-07, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sn74ls688dwr-datasheet.pdf)