main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sn74ls393n: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sn74ls393n-etched.glb Publish 0.1.0 · Ray 7d ago
sn74ls393n-etched.step sn74ls393n: factory component page (tier=lcsc) · Ray 7d ago
sn74ls393n-hero.glb sn74ls393n: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sn74ls393n-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sn74ls393n.glb Publish 0.1.0 · Ray 7d ago
sn74ls393n.kicad_mod Publish 0.1.0 · Ray 7d ago
sn74ls393n.kicad_sym Publish 0.1.0 · Ray 7d ago
sn74ls393n.lbr Publish 0.1.0 · Ray 7d ago
sn74ls393n.step Publish 0.1.0 · Ray 7d ago

SN74LS393N

lingxingic · Counters, Dividers · DIP-14

SN74LS393N from lingxingic, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CP input Clock input for counter 1, edge-triggered on the HIGH-to-LOW transition.
2 1MR input Asynchronous master reset input for counter 1, active HIGH.
3 1Q0 output Flip-flop output of counter 1 stage Q0.
4 1Q1 output Flip-flop output of counter 1 stage Q1.
5 1Q2 output Flip-flop output of counter 1 stage Q2.
6 1Q3 output Flip-flop output of counter 1 stage Q3.
7 GND power_in Ground reference, 0 V.
8 2Q3 output Flip-flop output of counter 2 stage Q3.
9 2Q2 output Flip-flop output of counter 2 stage Q2.
10 2Q1 output Flip-flop output of counter 2 stage Q1.
11 2Q0 output Flip-flop output of counter 2 stage Q0.
12 2MR input Asynchronous master reset input for counter 2, active HIGH.
13 2CP input Clock input for counter 2, edge-triggered on the HIGH-to-LOW transition.
14 VCC power_in Supply voltage; recommended range 2.0 V to 6.0 V, absolute maximum +7 V.

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 8
supply current ICC 50 mA 8
ground current IGND -50 mA 8
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 8
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 8
output current IO -25 25 mA -0.5V < VO < VCC+0.5V 8
storage temperature Tstg -65 150 ℃ 8
soldering temperature TL 245 ℃ 10s, DIP 8
supply voltage VCC 2 5 6 V 9
input voltage VI 0 V 9
output voltage VO 0 V 9
ambient temperature Tamb -40 125 ℃ 9
HIGH-level input voltage VIH 1.5 V VCC=2.0V; Tamb=-40℃ to +125℃ 10
HIGH-level input voltage VIH 3.15 V VCC=4.5V; Tamb=-40℃ to +125℃ 10
HIGH-level input voltage VIH 4.2 V VCC=6.0V; Tamb=-40℃ to +125℃ 10
LOW-level input voltage VIL 0.5 V VCC=2.0V; Tamb=-40℃ to +125℃ 10
LOW-level input voltage VIL 1.35 V VCC=4.5V; Tamb=-40℃ to +125℃ 10
LOW-level input voltage VIL 1.8 V VCC=6.0V; Tamb=-40℃ to +125℃ 10
HIGH-level output voltage VOH 1.9 V VCC=2.0V; IO=-20uA; Tamb=-40℃ to +125℃ 10
HIGH-level output voltage VOH 4.4 V VCC=4.5V; IO=-20uA; Tamb=-40℃ to +125℃ 10
HIGH-level output voltage VOH 5.9 V VCC=6.0V; IO=-20uA; Tamb=-40℃ to +125℃ 10
HIGH-level output voltage VOH 3.7 V VCC=4.5V; IO=-4.0mA; Tamb=-40℃ to +125℃ 10
HIGH-level output voltage VOH 5.2 V VCC=6.0V; IO=-5.2mA; Tamb=-40℃ to +125℃ 10
LOW-level output voltage VOL 0.1 V VCC=2.0V; IO=20uA; Tamb=-40℃ to +125℃ 10
LOW-level output voltage VOL 0.4 V VCC=4.5V; IO=4.0mA; Tamb=-40℃ to +125℃ 10
input leakage current II -1 1 uA VCC=6.0V; VI=VCC or GND; Tamb=-40℃ to +125℃ 10
OFF-state output current IOZ -10 10 uA VCC=6.0V; VI=VIH or VIL; VO=VCC or GND; Tamb=-40℃ to +125℃ 10
supply current ICC 160 uA VCC=6.0V; VI=VCC or GND; IO=0A; Tamb=-40℃ to +125℃ 10
nCP to nQ0 propagation delay tPLH, tPHL 190 ns VCC=2.0V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
nCP to nQ0 propagation delay tPLH, tPHL 38 ns VCC=4.5V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
nCP to nQ0 propagation delay tPLH, tPHL 32 ns VCC=6.0V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
nQx to nQ(x+1) propagation delay 70 ns VCC=2.0V; CL=50pF; Tamb=-40℃ to +125℃ 12
nQx to nQ(x+1) propagation delay 14 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +125℃ 12
nQx to nQ(x+1) propagation delay 12 ns VCC=6.0V; CL=50pF; Tamb=-40℃ to +125℃ 12
nMR to nQx HIGH to LOW propagation delay tPHL 210 ns VCC=2.0V; CL=50pF; see Figure 5; Tamb=-40℃ to +125℃ 12
nMR to nQx HIGH to LOW propagation delay tPHL 42 ns VCC=4.5V; CL=50pF; see Figure 5; Tamb=-40℃ to +125℃ 12
nMR to nQx HIGH to LOW propagation delay tPHL 36 ns VCC=6.0V; CL=50pF; see Figure 5; Tamb=-40℃ to +125℃ 12
transition time tTHL, tTLH 110 ns VCC=2.0V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
transition time tTHL, tTLH 22 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +125℃ 12
transition time tTHL, tTLH 19 ns VCC=6.0V; CL=50pF; Tamb=-40℃ to +125℃ 12
nCP HIGH or LOW pulse width tw 120 ns VCC=2.0V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
nCP HIGH or LOW pulse width tw 24 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +125℃ 12
nCP HIGH or LOW pulse width tw 20 ns VCC=6.0V; CL=50pF; Tamb=-40℃ to +125℃ 12
nMR HIGH pulse width 120 ns VCC=2.0V; CL=50pF; see Figure 5; Tamb=-40℃ to +125℃ 12
nMR HIGH pulse width 24 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +125℃ 12
nMR HIGH pulse width 20 ns VCC=6.0V; CL=50pF; Tamb=-40℃ to +125℃ 12
nMR to nCP recovery time trec 5 ns VCC=2.0V; CL=50pF; see Figure 5; Tamb=-40℃ to +125℃ 12
maximum clock frequency fclk(max) 4 MHZ VCC=2.0V; CL=50pF; see Figure 4; Tamb=-40℃ to +125℃ 12
maximum clock frequency fclk(max) 20 MHZ VCC=4.5V; CL=50pF; Tamb=-40℃ to +125℃ 12
maximum clock frequency fclk(max) 24 MHZ VCC=6.0V; CL=50pF; Tamb=-40℃ to +125℃ 12

CAD (KiCad official)

  • Symbol: SN74LS393N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ls393n-etched.step / sn74ls393n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls393n.step / sn74ls393n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (18 pp, sha256 97903ac1bb5da48f, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF