component

SN74LS390DR

Public Made by Adom

by adom

lingxingic Counters, Dividers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls390drfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74LS390DR

lingxingic · Counters, Dividers · SOP-16

SN74LS390DR from lingxingic, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 0CP1 input Clock input of counter 1 divide-by-2 section, triggered on the HIGH-to-LOW edge.
2 1MR input Asynchronous master reset input of counter 1, active HIGH; a HIGH overrides the clocks and sets the four outputs LOW.
3 1Q0 output Flip-flop output Q0 of counter 1 (divide-by-2 section output).
4 1CP1 input Clock input of counter 1 divide-by-5 section, triggered on the HIGH-to-LOW edge.
5 1Q1 output Flip-flop output Q1 of counter 1.
6 1Q2 output Flip-flop output Q2 of counter 1.
7 1Q3 output Flip-flop output Q3 of counter 1.
8 GND power_in Ground (0 V).
9 2Q3 output Flip-flop output Q3 of counter 2.
10 2Q2 output Flip-flop output Q2 of counter 2.
11 2Q1 output Flip-flop output Q1 of counter 2.
12 1CP2 input Clock input of counter 2 divide-by-5 section, triggered on the HIGH-to-LOW edge.
13 2Q0 output Flip-flop output Q0 of counter 2 (divide-by-2 section output).
14 2MR input Asynchronous master reset input of counter 2, active HIGH; a HIGH overrides the clocks and sets the four outputs LOW.
15 0CP2 input Clock input of counter 2 divide-by-2 section, triggered on the HIGH-to-LOW edge.
16 VCC power_in Supply voltage; recommended 2.0 V to 6.0 V (5.0 V typ), absolute maximum 7.0 V.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 8
input clamping current IIK -20 20 mA VI<-0.5V or VI>VCC+0.5V 8
output clamping current IOK -20 20 mA VI<-0.5V or VO>VCC+0.5V 8
output current IO -25 25 mA 0.5V<VO<VCC+0.5V 8
supply current ICC 50 mA 8
ground current IGND -50 mA 8
storage temperature Tstg -65 150 °C 8
soldering temperature TL 260 °C 10s; SOP/TSSOP 8
supply voltage VCC 2 5 6 V 9
input voltage VI 0 V max printed as VCC 9
output voltage VO 0 V max printed as VCC 9
ambient temperature Tamb -40 125 °C 9
HIGH-level input voltage VIH 1.5 V VCC=2.0V; Tamb=-40 to +125°C 11
HIGH-level input voltage VIH 3.15 V VCC=4.5V; Tamb=-40 to +125°C 11
HIGH-level input voltage VIH 4.2 V VCC=6.0V; Tamb=-40 to +125°C 11
LOW-level input voltage VIL 0.5 V VCC=2.0V; Tamb=-40 to +125°C 11
LOW-level input voltage VIL 1.35 V VCC=4.5V; Tamb=-40 to +125°C 11
LOW-level input voltage VIL 1.8 V VCC=6.0V; Tamb=-40 to +125°C 11
HIGH-level output voltage VOH 1.9 V VI=VIH or VIL; IO=-20uA; VCC=2.0V 11
HIGH-level output voltage VOH 4.4 V VI=VIH or VIL; IO=-20uA; VCC=4.5V 11
HIGH-level output voltage VOH 5.9 V VI=VIH or VIL; IO=-20uA; VCC=6.0V 11
HIGH-level output voltage VOH 3.7 V VI=VIH or VIL; IO=-4.0mA; VCC=4.5V 11
HIGH-level output voltage VOH 5.2 V VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 11
LOW-level output voltage VOL 0.1 V VI=VIH or VIL; IO=20uA; VCC=2.0V 11
LOW-level output voltage VOL 0.4 V VI=VIH or VIL; IO=4.0mA; VCC=4.5V 11
input leakage current II -1 1 uA VI=VCC or GND; VCC=6.0V 11
supply current ICC 160 uA VI=VCC or GND; IO=0A; VCC=6.0V 11
propagation delay 0CPn to nQ0 tpd 220 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 0CPn to nQ0 tpd 44 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 0CPn to nQ0 tpd 38 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ1 tpd 235 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ1 tpd 47 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ1 tpd 40 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ2 tpd 315 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ2 tpd 63 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ2 tpd 54 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ3 tpd 235 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ3 tpd 47 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
propagation delay 1CPn to nQ3 tpd 40 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
HIGH to LOW propagation delay nMR to nQn tPHL 250 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
HIGH to LOW propagation delay nMR to nQn tPHL 50 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
HIGH to LOW propagation delay nMR to nQn tPHL 43 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
transition time nQn tt 110 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
transition time nQn tt 22 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
transition time nQn tt 19 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
pulse width 0CPn, 1CPn HIGH or LOW tW 120 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
pulse width 0CPn, 1CPn HIGH or LOW tW 24 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
pulse width 0CPn, 1CPn HIGH or LOW tW 20 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
pulse width nMR HIGH tW 130 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
pulse width nMR HIGH tW 26 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
pulse width nMR HIGH tW 22 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
recovery time nMR to nCPn trec 110 ns VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
recovery time nMR to nCPn trec 22 ns VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
recovery time nMR to nCPn trec 19 ns VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14
maximum frequency nCPn fmax 4 MHz VCC=2.0V; CL=50pF; Tamb=-40 to +125°C 14
maximum frequency nCPn fmax 20 MHz VCC=4.5V; CL=50pF; Tamb=-40 to +125°C 14
maximum frequency nCPn fmax 24 MHz VCC=6.0V; CL=50pF; Tamb=-40 to +125°C 14

CAD (KiCad official)

  • Symbol: SN74LS390DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls390dr-etched.step / sn74ls390dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls390dr.step / sn74ls390dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (20 pp, sha256 b0bfb95ad316f181, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF