component

SN74LS240N

Public Made by Adom

by adom

lingxingic Buffers, Drivers, Receivers, Transceivers, DIP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls240nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sn74ls240n: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sn74ls240n-etched.glb Publish 0.1.0 · Ray 7d ago
sn74ls240n-etched.step sn74ls240n: factory component page (tier=lcsc) · Ray 7d ago
sn74ls240n-hero.glb sn74ls240n: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sn74ls240n-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sn74ls240n.glb Publish 0.1.0 · Ray 7d ago
sn74ls240n.kicad_mod Publish 0.1.0 · Ray 7d ago
sn74ls240n.kicad_sym Publish 0.1.0 · Ray 7d ago
sn74ls240n.lbr Publish 0.1.0 · Ray 7d ago
sn74ls240n.step Publish 0.1.0 · Ray 7d ago

SN74LS240N

lingxingic · Buffers, Drivers, Receivers, Transceivers · DIP-20

SN74LS240N from lingxingic, in a DIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input (active LOW) for outputs 1Y0 to 1Y3; a HIGH on this pin puts those outputs in the high-impedance OFF-state.
2 1A0 input Data input for inverting buffer channel 1Y0; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
3 2Y0 tri_state Inverting 3-state bus output of channel 2Y0, high-impedance when 2OE is HIGH.
4 1A1 input Data input for inverting buffer channel 1Y1; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
5 2Y1 tri_state Inverting 3-state bus output of channel 2Y1, high-impedance when 2OE is HIGH.
6 1A2 input Data input for inverting buffer channel 1Y2; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
7 2Y2 tri_state Inverting 3-state bus output of channel 2Y2, high-impedance when 2OE is HIGH.
8 1A3 input Data input for inverting buffer channel 1Y3; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
9 2Y3 tri_state Inverting 3-state bus output of channel 2Y3, high-impedance when 2OE is HIGH.
10 GND power_in Ground (0V) reference for all voltages on the device.
11 2A3 input Data input for inverting buffer channel 2Y3; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
12 1Y3 tri_state Inverting 3-state bus output of channel 1Y3, high-impedance when 1OE is HIGH.
13 2A2 input Data input for inverting buffer channel 2Y2; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
14 1Y2 tri_state Inverting 3-state bus output of channel 1Y2, high-impedance when 1OE is HIGH.
15 2A1 input Data input for inverting buffer channel 2Y1; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
16 1Y1 tri_state Inverting 3-state bus output of channel 1Y1, high-impedance when 1OE is HIGH.
17 2A0 input Data input for inverting buffer channel 2Y0; inputs include clamp diodes that allow current-limiting resistors for interfacing to voltages above VCC.
18 1Y0 tri_state Inverting 3-state bus output of channel 1Y0, high-impedance when 1OE is HIGH.
19 2OE input Output enable input (active LOW) for outputs 2Y0 to 2Y3; a HIGH on this pin puts those outputs in the high-impedance OFF-state.
20 VCC power_in Supply voltage; the recommended operating range is 2.0 V to 6.0 V (Section 3.2, page 8).

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 8
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 8
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 8
output current IO -35 35 mA -0.5V < VO < VCC+0.5V 8
supply current ICC 70 mA 8
ground current IGND -70 mA 8
storage temperature Tstg -65 150 ℃ 8
total power dissipation Ptot 500 mW 8
soldering temperature TL 245 ℃ 10s DIP 8
supply voltage VCC 2 5 6 V 8
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 8
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 8
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 8
ambient temperature Tamb -40 125 ℃ 8
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +125℃; VCC=4.5V 11
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +125℃; VCC=6.0V 11
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +125℃; VCC=4.5V 11
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +125℃; VCC=6.0V 11
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=-20uA; VCC=2.0V 11
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=-20uA; VCC=4.5V 11
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=-20uA; VCC=6.0V 11
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=-6.0mA; VCC=4.5V 11
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=-7.8mA; VCC=6.0V 11
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=20uA; VCC=2.0V 11
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +125℃; VI = VIH or VIL; IO=6.0mA; VCC=4.5V 11
input leakage current II -1 1 uA Tamb=-40℃ to +125℃; VI=VCC or GND; VCC=6.0V 11
OFF-state output current IOZ -10 10 uA Tamb=-40℃ to +125℃; VI=VIH or VIL; VCC=6.0V; VO=VCC or GND 11
supply current ICC 160 uA Tamb=-40℃ to +125℃; VI=VCC or GND; IO=0A; VCC=6.0V 11
nAn to nYn propagation delay tpd 150 ns Tamb=-40℃ to +125℃; VCC=2.0V; see Figure 5 14
nAn to nYn propagation delay tpd 30 ns Tamb=-40℃ to +125℃; VCC=4.5V; see Figure 5 14
nAn to nYn propagation delay tpd 26 ns Tamb=-40℃ to +125℃; VCC=6.0V; see Figure 5 14
nOE to nYn enable time ten 225 ns Tamb=-40℃ to +125℃; VCC=2.0V; see Figure 6 14
nOE to nYn enable time ten 45 ns Tamb=-40℃ to +125℃; VCC=4.5V; see Figure 6 14
nOE to nYn enable time ten 38 ns Tamb=-40℃ to +125℃; VCC=6.0V; see Figure 6 14
nOE to nYn disable time tdis 225 ns Tamb=-40℃ to +125℃; VCC=2.0V; see Figure 6 14
nOE to nYn disable time tdis 45 ns Tamb=-40℃ to +125℃; VCC=4.5V; see Figure 6 14
nOE to nYn disable time tdis 38 ns Tamb=-40℃ to +125℃; VCC=6.0V; see Figure 6 14
transition time tt 90 ns Tamb=-40℃ to +125℃; VCC=2.0V; see Figure 5 14
transition time tt 18 ns Tamb=-40℃ to +125℃; VCC=4.5V; see Figure 5 14
transition time tt 15 ns Tamb=-40℃ to +125℃; VCC=6.0V; see Figure 5 14

CAD (KiCad official)

  • Symbol: SN74LS240N
  • Footprint: Package_DIP:DIP-20_W7.62mm
  • 3D model: DIP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74ls240n-etched.step / sn74ls240n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls240n.step / sn74ls240n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (20 pp, sha256 db7d61c9fa478552, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF