component

SN74LS193DR

Public Made by Adom

by adom

lingxingic Counters, Dividers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74ls193drfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LS193DR

lingxingic · Counters, Dividers · SOP-16

SN74LS193DR from lingxingic, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D1 input Data input 1; loaded into counter when PL- is LOW.
2 Q1 output Counter output Q1; reflects state of counter bit 1.
3 Q0 output Counter output Q0 (least significant bit); reflects state of counter bit 0.
4 CPD input Count down clock input; LOW-to-HIGH transitions decrement counter when CPU is held HIGH.
5 CPU input Count up clock input; LOW-to-HIGH transitions increment counter when CPD is held HIGH.
6 Q2 output Counter output Q2; reflects state of counter bit 2.
7 Q3 output Counter output Q3 (most significant bit); reflects state of counter bit 3.
8 GND power_in Ground (0V); reference potential.
9 D3 input Data input 3; loaded into counter when PL- is LOW.
10 D2 input Data input 2; loaded into counter when PL- is LOW.
11 PL, input Asynchronous parallel load input (active LOW); loads D0-D3 into counter when held LOW.
12 TCU, output Terminal count up (carry) output (active LOW); goes LOW when counter reaches 15 (HHHH).
13 TCD, output Terminal count down (borrow) output (active LOW); goes LOW when counter reaches 0 (LLLL).
14 MR input Asynchronous master reset input (active HIGH); sets all counter outputs Q0-Q3 to LOW when held HIGH.
15 D0 input Data input 0; loaded into counter when PL- is LOW.
16 VCC power_in Supply voltage; recommended operating range 2.0V to 6.0V per page 9.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LS193DR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls193dr-etched.step / sn74ls193dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls193dr.step / sn74ls193dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (24 pp, sha256 d8392524ccdb6b42, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF