component

SN74LS139ADR

Public Made by Adom

by adom

lingxingic Signal Switches, Multiplexers, Decoders, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls139adrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74ls139adr / README.md
History Download
Ray Publish 0.1.0 49b01bb 5d ago

SN74LS139ADR

lingxingic · Signal Switches, Multiplexers, Decoders · SOP-16

SN74LS139ADR from lingxingic, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1E input Active-LOW enable input for decoder 1; when it is HIGH, all decoder 1 outputs (1Y0 to 1Y3) are forced HIGH.
2 1A0 input Binary-weighted address input (LSB) for decoder 1, which together with 1A1 selects one of the four mutually exclusive active-LOW outputs.
3 1A1 input Binary-weighted address input (MSB) for decoder 1, which together with 1A0 selects one of the four mutually exclusive active-LOW outputs.
4 1Y0 output Active-LOW mutually exclusive output 0 of decoder 1; it is LOW only when enabled and addressed to 0.
5 1Y1 output Active-LOW mutually exclusive output 1 of decoder 1; it is LOW only when enabled and addressed to 1.
6 1Y2 output Active-LOW mutually exclusive output 2 of decoder 1; it is LOW only when enabled and addressed to 2.
7 1Y3 output Active-LOW mutually exclusive output 3 of decoder 1; it is LOW only when enabled and addressed to 3.
8 GND power_in Ground reference (0 V); all voltages are referenced to GND.
9 2Y3 output Active-LOW mutually exclusive output 3 of decoder 2; it is LOW only when enabled and addressed to 3.
10 2Y2 output Active-LOW mutually exclusive output 2 of decoder 2; it is LOW only when enabled and addressed to 2.
11 2Y1 output Active-LOW mutually exclusive output 1 of decoder 2; it is LOW only when enabled and addressed to 1.
12 2Y0 output Active-LOW mutually exclusive output 0 of decoder 2; it is LOW only when enabled and addressed to 0.
13 2A1 input Binary-weighted address input (MSB) for decoder 2, which together with 2A0 selects one of the four mutually exclusive active-LOW outputs.
14 2A0 input Binary-weighted address input (LSB) for decoder 2, which together with 2A1 selects one of the four mutually exclusive active-LOW outputs.
15 2E input Active-LOW enable input for decoder 2; when it is HIGH, all decoder 2 outputs (2Y0 to 2Y3) are forced HIGH.
16 VCC power_in Supply voltage; the recommended operating range is 2.0 V to 6.0 V, with an absolute maximum of 7.0 V.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC 2 5 6 V 8
input voltage VI 0 V 8
output voltage VO 0 V 8
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 8
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 8
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 8
ambient temperature Tamb -40 125 ℃ 8
supply voltage VCC -0.5 7 V 8
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 8
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 8
output current IO -25 25 mA VO= -0.5V to VCC+0.5V 8
supply current ICC 50 mA 8
ground current IGND -50 mA 8
storage temperature Tstg -65 150 ℃ 8
total power dissipation Ptot 500 mW 8
soldering temperature TL 260 ℃ 10s, SOP/TSSOP 8
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +125℃; VCC=4.5V 11
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +125℃; VCC=6.0V 11
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +125℃; VCC=4.5V 11
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +125℃; VCC=6.0V 11
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=2.0V 11
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=4.5V 11
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=6.0V 11
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-4.0mA; VCC=4.5V 11
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 11
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=20uA; VCC=2.0V 11
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=4.0mA; VCC=4.5V 11
input leakage current II -1 1 uA Tamb=-40℃ to +125℃; VI=VCC or GND; VCC=6.0V 11
OFF-state output current IOZ -10 10 uA Tamb=-40℃ to +125℃; VI=VIH or VIL; VO=VCC or GND; VCC=6.0V 11
supply current ICC 160 uA Tamb=-40℃ to +125℃; VI=VCC or GND; IO=0A; VCC=6.0V 11
propagation delay nAn to nY tpd 220 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6; VCC=2.0V 14
propagation delay nAn to nY tpd 44 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6; VCC=4.5V 14
propagation delay nAn to nY tpd 38 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6; VCC=6.0V 14
propagation delay nE to nY tpd 205 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 7; VCC=2.0V 14
propagation delay nE to nY tpd 41 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 7; VCC=4.5V 14
propagation delay nE to nY tpd 35 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 7; VCC=6.0V 14
transition time nY tt 110 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6 and Figure 7; VCC=2.0V 14
transition time nY tt 22 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6 and Figure 7; VCC=4.5V 14
transition time nY tt 19 ns Tamb=-40℃ to +125℃; CL=50pF; see Figure 6 and Figure 7; VCC=6.0V 14

CAD (KiCad official)

  • Symbol: SN74LS139ADR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls139adr-etched.step / sn74ls139adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls139adr.step / sn74ls139adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (19 pp, sha256 6fbf2e29724f038a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF