component
SN74LS112AN
Public Made by Adomby adom
lingxingic Flip Flops, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74LS112AN
lingxingic · Flip Flops · DIP-16
SN74LS112AN from lingxingic, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1CP | input | Clock input of flip-flop 1, triggered on the HIGH-to-LOW (negative) edge. |
| 2 | 1K | input | K data input of flip-flop 1. |
| 3 | 1J | input | J data input of flip-flop 1. |
| 4 | 1S | input | Active-LOW asynchronous set input of flip-flop 1. |
| 5 | 1Q | output | True flip-flop output of flip-flop 1. |
| 6 | ~1Q | output | Complement flip-flop output of flip-flop 1. |
| 7 | ~2Q | output | Complement flip-flop output of flip-flop 2. |
| 8 | GND | power_in | Ground (0 V). |
| 9 | 2Q | output | True flip-flop output of flip-flop 2. |
| 10 | 2S | input | Active-LOW asynchronous set input of flip-flop 2. |
| 11 | 2J | input | J data input of flip-flop 2. |
| 12 | 2K | input | K data input of flip-flop 2. |
| 13 | 2CP | input | Clock input of flip-flop 2, triggered on the HIGH-to-LOW (negative) edge. |
| 14 | 2R | input | Active-LOW asynchronous reset input of flip-flop 2. |
| 15 | 1R | input | Active-LOW asynchronous reset input of flip-flop 1. |
| 16 | VCC | power_in | Supply voltage, 2 to 6 V operating range (absolute maximum 7 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | lingxingic |
| Package | DIP-16 |
| Category | Logic ICs |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 7 | V | Tamb=25C | 8 | |
| Supply current | ICC | 50 | mA | Tamb=25C | 8 | ||
| Ground current | IGND | -50 | mA | Tamb=25C | 8 | ||
| Input clamping current | IIK | -20 | 20 | mA | VI < -0.5V or VI > VCC+0.5V | 8 | |
| Output clamping current | IOK | -20 | 20 | mA | VO < -0.5V or VO > VCC+0.5V | 8 | |
| Output current | IO | -25 | 25 | mA | -0.5V < VO < VCC+0.5V | 8 | |
| Storage temperature | Tstg | -65 | 150 | ℃ | 8 | ||
| Soldering temperature | TL | 245 | ℃ | 10s, DIP | 8 | ||
| Supply voltage range | VCC | 2 | 6 | V | 3 | ||
| Temperature range | -40 | 125 | ℃ | 3 | |||
| HIGH-level input voltage | VIH | 1.5 | V | VCC=2.0V, Tamb=-40 to +125C | 9 | ||
| HIGH-level input voltage | VIH | 3.15 | V | VCC=4.5V, Tamb=-40 to +125C | 9 | ||
| HIGH-level input voltage | VIH | 4.2 | V | VCC=6.0V, Tamb=-40 to +125C | 9 | ||
| LOW-level input voltage | VIL | 0.5 | V | VCC=2.0V, Tamb=-40 to +125C | 9 | ||
| LOW-level input voltage | VIL | 1.35 | V | VCC=4.5V, Tamb=-40 to +125C | 9 | ||
| LOW-level input voltage | VIL | 1.8 | V | VCC=6.0V, Tamb=-40 to +125C | 9 | ||
| HIGH-level output voltage | VOH | 1.9 | V | VCC=2.0V, IO=-20uA, Tamb=-40 to +125C | 9 | ||
| HIGH-level output voltage | VOH | 4.4 | V | VCC=4.5V, IO=-20uA, Tamb=-40 to +125C | 9 | ||
| HIGH-level output voltage | VOH | 5.9 | V | VCC=6.0V, IO=-20uA, Tamb=-40 to +125C | 9 | ||
| HIGH-level output voltage | VOH | 3.7 | V | VCC=4.5V, IO=-4.0mA, Tamb=-40 to +125C | 9 | ||
| HIGH-level output voltage | VOH | 5.2 | V | VCC=6.0V, IO=-5.2mA, Tamb=-40 to +125C | 9 | ||
| LOW-level output voltage | VOL | 0.1 | V | VCC=2.0V, IO=20uA, Tamb=-40 to +125C | 9 | ||
| LOW-level output voltage | VOL | 0.4 | V | VCC=4.5V, IO=4.0mA, Tamb=-40 to +125C | 9 | ||
| Input leakage current | II | -1 | 1 | uA | VCC=6.0V, VI=VCC or GND, Tamb=-40 to +125C | 9 | |
| Supply current | ICC | 160 | uA | VCC=6.0V, VI=VCC or GND; IO=0A, Tamb=-40 to +125C | 9 | ||
| HIGH-level input voltage | VIH | 1.5 | 1.2 | V | VCC=2.0V, Tamb=-40 to +85C | 8 | |
| HIGH-level input voltage | VIH | 3.15 | 2.4 | V | VCC=4.5V, Tamb=-40 to +85C | 8 | |
| HIGH-level input voltage | VIH | 4.2 | 3.2 | V | VCC=6.0V, Tamb=-40 to +85C | 8 | |
| LOW-level input voltage | VIL | 0.8 | 0.5 | V | VCC=2.0V, Tamb=-40 to +85C | 8 | |
| LOW-level input voltage | VIL | 2.1 | 1.35 | V | VCC=4.5V, Tamb=-40 to +85C | 8 | |
| LOW-level input voltage | VIL | 2.8 | 1.8 | V | VCC=6.0V, Tamb=-40 to +85C | 8 | |
| HIGH-level output voltage | VOH | 1.9 | 2 | V | VCC=2.0V, IO=-20uA, Tamb=-40 to +85C | 8 | |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | VCC=4.5V, IO=-20uA, Tamb=-40 to +85C | 8 | |
| HIGH-level output voltage | VOH | 5.9 | 6 | V | VCC=6.0V, IO=-20uA, Tamb=-40 to +85C | 8 | |
| HIGH-level output voltage | VOH | 3.84 | 4.32 | V | VCC=4.5V, IO=-4.0mA, Tamb=-40 to +85C | 8 | |
| HIGH-level output voltage | VOH | 5.34 | 5.81 | V | VCC=6.0V, IO=-5.2mA, Tamb=-40 to +85C | 8 | |
| LOW-level output voltage | VOL | 0 | 0.1 | V | VCC=2.0V, IO=20uA, Tamb=-40 to +85C | 8 | |
| LOW-level output voltage | VOL | 0.15 | 0.33 | V | VCC=4.5V, IO=4.0mA, Tamb=-40 to +85C | 8 | |
| LOW-level output voltage | VOL | 0.16 | 0.33 | V | VCC=6.0V, IO=5.2mA, Tamb=-40 to +85C | 8 | |
| Input leakage current | II | -1 | 1 | uA | VCC=6.0V, VI=VCC or GND, Tamb=-40 to +85C | 8 | |
| Supply current | ICC | 80 | uA | VCC=6.0V, VI=VCC or GND;IO=0A, Tamb=-40 to +85C | 8 | ||
| nCP to nQ propagation delay | tPLH, tPHL | 20 | 44 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nR to nQ, nQ̄ propagation delay | tPLH, tPHL | 21 | 45 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nS to nQ, nQ̄ propagation delay | tPLH, tPHL | 18 | 39 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| Transition time | tTHL, tTLH | 7 | 19 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nCP HIGH or LOW pulse width | tw | 20 | 8 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nR to nCP recovery time | trec | 25 | 8 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nJ and nK to nCP set-up time | tsu | 20 | 7 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nJ and nK to nCP hold time | th | 0 | -4 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| Maximum frequency | fmax | 24 | 60 | MHz | VCC=4.5V, CL=50pF, Tamb=-40 to +85C | 10 | |
| nCP to nQ propagation delay | tPLH, tPHL | 53 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +125C | 11 | ||
| nCP HIGH or LOW pulse width | tw | 24 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +125C | 11 | ||
| nR to nCP recovery time | trec | 30 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +125C | 11 | ||
| nJ and nK to nCP set-up time | tsu | 24 | ns | VCC=4.5V, CL=50pF, Tamb=-40 to +125C | 11 | ||
| Maximum frequency | fmax | 20 | MHz | VCC=4.5V, CL=50pF, Tamb=-40 to +125C | 11 |
CAD (KiCad official)
- Symbol:
SN74LS112AN - Footprint:
Package_DIP:DIP-16_W7.62mm - 3D model: DIP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74ls112an-etched.step/sn74ls112an-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ls112an.step/sn74ls112an.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: lingxingic datasheet (18 pp, sha256
259852fc5adbd89a, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).