component

SN74LS109ADR

Public Made by Adom

by adom

Texas Instruments Flip Flops, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls109adrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74LS109ADR

Texas Instruments · Flip Flops · SOIC-16

SN74LS109ADR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR input Active-low asynchronous clear for flip-flop 1; a low level resets the outputs regardless of the other inputs.
2 1J input J data input of flip-flop 1, transferred to the outputs on the positive-going clock edge.
3 1K input Active-low K data input of flip-flop 1, transferred to the outputs on the positive-going clock edge.
4 1CLK input Clock input of flip-flop 1, positive-edge triggered.
5 1PRE input Active-low asynchronous preset for flip-flop 1; a low level sets the outputs regardless of the other inputs.
6 1Q output True output of flip-flop 1.
7 1Q̅ output Complementary output of flip-flop 1.
8 GND power_in Ground.
9 2Q̅ output Complementary output of flip-flop 2.
10 2Q output True output of flip-flop 2.
11 2PRE input Active-low asynchronous preset for flip-flop 2; a low level sets the outputs regardless of the other inputs.
12 2CLK input Clock input of flip-flop 2, positive-edge triggered.
13 2K input Active-low K data input of flip-flop 2, transferred to the outputs on the positive-going clock edge.
14 2J input J data input of flip-flop 2, transferred to the outputs on the positive-going clock edge.
15 2CLR input Active-low asynchronous clear for flip-flop 2; a low level resets the outputs regardless of the other inputs.
16 VCC power_in Supply voltage; absolute maximum rating is 7 V with respect to network ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LS109ADR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls109adr-etched.step / sn74ls109adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls109adr.step / sn74ls109adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (12 pp, sha256 56f911f074dd8d5d, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF