Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LS06DBR

Texas Instruments · Inverters · SSOP-14

SN74LS06DBR from Texas Instruments, in a SSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input First inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
2 1Y tri_state First inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
3 2A input Second inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
4 2Y tri_state Second inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
5 3A input Third inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
6 3Y tri_state Third inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
7 GND power_in Ground reference, 0V.
8 4Y tri_state Fourth inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
9 4A input Fourth inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
10 5Y tri_state Fifth inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
11 5A input Fifth inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
12 6Y tri_state Sixth inverter open-collector output; sinks 40mA maximum at 0.7V when driven low, high-impedance when input low, can be pulled to 30V.
13 6A input Sixth inverter input; TTL-compatible voltage levels 0 to 0.8V for low, 2V minimum for high.
14 VCC power_in Positive power supply; recommended operating range 4.5V to 5.5V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LS06DBR
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ls06dbr-etched.step / sn74ls06dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls06dbr.step / sn74ls06dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 6a5816914e9c9a70, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF