component

SN74LS00D

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls00dfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LS00D

Texas Instruments · Logic Gates · SOIC-14

SN74LS00D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input NAND gate 1 first input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
2 1B input NAND gate 1 second input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
3 1Y output NAND gate 1 output; sources ≤ 0.4 mA when high or sinks ≤ 8 mA when low.
4 2A input NAND gate 2 first input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
5 2B input NAND gate 2 second input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
6 2Y output NAND gate 2 output; sources ≤ 0.4 mA when high or sinks ≤ 8 mA when low.
7 GND power_in Ground (0V) reference potential for the device.
8 3Y output NAND gate 3 output; sources ≤ 0.4 mA when high or sinks ≤ 8 mA when low.
9 3B input NAND gate 3 second input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
10 3A input NAND gate 3 first input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
11 4Y output NAND gate 4 output; sources ≤ 0.4 mA when high or sinks ≤ 8 mA when low.
12 4B input NAND gate 4 second input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
13 4A input NAND gate 4 first input; accepts VIH ≥ 2V and VIL ≤ 0.8V logic levels.
14 VCC power_in Power supply voltage 4.75V to 5.25V nominal for SN74LS00.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LS00D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ls00d-etched.step / sn74ls00d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls00d.step / sn74ls00d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 ac4bbf6801413a20, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF