main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sn74hcu04n: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sn74hcu04n-etched.glb Publish 0.1.0 · Ray 7d ago
sn74hcu04n-etched.step sn74hcu04n: factory component page (tier=mfr) · Ray 7d ago
sn74hcu04n-hero.glb sn74hcu04n: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sn74hcu04n-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sn74hcu04n.glb Publish 0.1.0 · Ray 7d ago
sn74hcu04n.kicad_mod Publish 0.1.0 · Ray 7d ago
sn74hcu04n.kicad_sym Publish 0.1.0 · Ray 7d ago
sn74hcu04n.lbr Publish 0.1.0 · Ray 7d ago
sn74hcu04n.step Publish 0.1.0 · Ray 7d ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 7d ago

SN74HCU04N

Texas Instruments · Pre-ordered Chips · PDIP-14

SN74HCU04N from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input of inverter 1; unused inputs must be held at VCC or GND to ensure proper device operation.
2 1Y output Unbuffered output of inverter 1 (Y = A in positive logic).
3 2A input Input of inverter 2; unused inputs must be held at VCC or GND to ensure proper device operation.
4 2Y output Unbuffered output of inverter 2 (Y = A in positive logic).
5 3A input Input of inverter 3; unused inputs must be held at VCC or GND to ensure proper device operation.
6 3Y output Unbuffered output of inverter 3 (Y = A in positive logic).
7 GND power_in Ground reference for the device; unused inputs must be held at VCC or GND.
8 4Y output Unbuffered output of inverter 4 (Y = A in positive logic).
9 4A input Input of inverter 4; unused inputs must be held at VCC or GND to ensure proper device operation.
10 5Y output Unbuffered output of inverter 5 (Y = A in positive logic).
11 5A input Input of inverter 5; unused inputs must be held at VCC or GND to ensure proper device operation.
12 6Y output Unbuffered output of inverter 6 (Y = A in positive logic).
13 6A input Input of inverter 6; unused inputs must be held at VCC or GND to ensure proper device operation.
14 VCC power_in Supply voltage, specified from 2 V to 6 V (recommended operating range) for the SN74HCU04.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Interface ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 2 5 6 V 2
High-level input voltage VIH 1.7 V VCC = 2 V 2
High-level input voltage VIH 3.6 V VCC = 4.5 V 2
High-level input voltage VIH 4.8 V VCC = 6 V 2
Low-level input voltage VIL 0.5 V VCC = 2 V 2
Low-level input voltage VIL 1.35 V VCC = 4.5 V 2
Low-level input voltage VIL 1.8 V VCC = 6 V 2
Input voltage VI 0 V maximum is VCC 2
Output voltage VO 0 V maximum is VCC 2
Operating free-air temperature TA -40 85 °C SN74HCU04 2
Supply voltage range VCC -0.5 7 V 2
Input clamp current IIK -20 20 mA VI < 0 or VI > VCC 2
Output clamp current IOK -20 20 mA VO < 0 or VO > VCC 2
Continuous output current IO -25 25 mA VO = 0 to VCC 2
Continuous current through VCC or GND -50 50 mA 2
Package thermal impedance θJA 80 °C/W N package 2
Storage temperature range Tstg -65 150 °C 2
High-level output voltage VOH 1.8 V IOH = -20 µA, VI = VCC or GND, VCC = 2 V 3
High-level output voltage VOH 4 V IOH = -20 µA, VI = VCC or GND, VCC = 4.5 V 3
High-level output voltage VOH 5.5 V IOH = -20 µA, VI = VCC or GND, VCC = 6 V 3
High-level output voltage VOH 3.84 V IOH = -4 mA, VI = VCC or GND, VCC = 4.5 V 3
High-level output voltage VOH 5.34 V IOH = -5.2 mA, VI = VCC or GND, VCC = 6 V 3
Low-level output voltage VOL 0.2 V IOL = 20 µA, VI = VCC or GND, VCC = 2 V 3
Low-level output voltage VOL 0.5 V IOL = 20 µA, VI = VCC or GND, VCC = 4.5 V 3
Low-level output voltage VOL 0.33 V IOL = 4 mA, VI = VCC or GND, VCC = 4.5 V 3
Input current II -1000 100 1000 nA VI = VCC or 0, VCC = 6 V 3
Supply current ICC 2 20 µA VI = VCC or 0, IO = 0, VCC = 6 V 3
Input capacitance Ci 3 10 pF VCC = 2 V to 6 V 3
Propagation delay time A to Y tpd 40 100 ns CL = 50 pF, VCC = 2 V 3
Propagation delay time A to Y tpd 8 20 ns CL = 50 pF, VCC = 4.5 V 3
Propagation delay time A to Y tpd 7 17 ns CL = 50 pF, VCC = 6 V 3
Output transition time tf 38 95 ns CL = 50 pF, VCC = 2 V 3
Output transition time tf 8 19 ns CL = 50 pF, VCC = 4.5 V 3
Output transition time tf 6 16 ns CL = 50 pF, VCC = 6 V 3
Power dissipation capacitance per inverter Cpd 20 pF No load 3

CAD (KiCad official)

  • Symbol: SN74HCU04N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcu04n-etched.step / sn74hcu04n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcu04n.step / sn74hcu04n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 1ca1d8c133471403, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF