main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74hct74pwr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn74hct74pwr · Ray 1d ago
sn74hct74pwr-etched.glb sn74hct74pwr: factory component page (tier=mfr) · Ray 1d ago
sn74hct74pwr-etched.step sn74hct74pwr: factory component page (tier=mfr) · Ray 1d ago
sn74hct74pwr-hero.glb sn74hct74pwr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74hct74pwr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74hct74pwr.glb Publish 0.1.0 · Ray 1d ago
sn74hct74pwr.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74hct74pwr.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74hct74pwr.lbr Publish 0.1.0 · Ray 1d ago
sn74hct74pwr.step Publish 0.1.0 · Ray 1d ago

SN74HCT74PWR

Texas Instruments · Flip Flops · TSSOP-14

SN74HCT74PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR input Active-low asynchronous clear for flip-flop 1; a low level resets the outputs regardless of the other inputs.
2 1D input Data input of flip-flop 1, transferred to the outputs on the positive-going edge of 1CLK.
3 1CLK input Clock input of flip-flop 1, positive-edge triggered.
4 1PRE input Active-low asynchronous preset for flip-flop 1; a low level sets the outputs regardless of the other inputs.
5 1Q output True output of flip-flop 1, drives up to 10 LSTTL loads (±4 mA at 5 V).
6 1Q̅ output Complementary output of flip-flop 1, drives up to 10 LSTTL loads (±4 mA at 5 V).
7 GND power_in Ground.
8 2Q̅ output Complementary output of flip-flop 2, drives up to 10 LSTTL loads (±4 mA at 5 V).
9 2Q output True output of flip-flop 2, drives up to 10 LSTTL loads (±4 mA at 5 V).
10 2PRE input Active-low asynchronous preset for flip-flop 2; a low level sets the outputs regardless of the other inputs.
11 2CLK input Clock input of flip-flop 2, positive-edge triggered.
12 2D input Data input of flip-flop 2, transferred to the outputs on the positive-going edge of 2CLK.
13 2CLR input Active-low asynchronous clear for flip-flop 2; a low level resets the outputs regardless of the other inputs.
14 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended, with a 0.1-µF bypass capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCT74PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hct74pwr-etched.step / sn74hct74pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hct74pwr.step / sn74hct74pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 213add794847c059, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF