Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCT374DBR

Texas Instruments · Flip Flops · SSOP-20-208mil

SN74HCT374DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output enable that places the eight outputs in normal logic state or high-impedance state without affecting internal flip-flop operation.
2 1Q tri_state Flip-flop 1 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
3 1D input Data input for flip-flop 1, captured on the positive transition of CLK.
4 2D input Data input for flip-flop 2, captured on the positive transition of CLK.
5 2Q tri_state Flip-flop 2 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
6 3Q tri_state Flip-flop 3 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
7 3D input Data input for flip-flop 3, captured on the positive transition of CLK.
8 4D input Data input for flip-flop 4, captured on the positive transition of CLK.
9 4Q tri_state Flip-flop 4 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
10 GND power_in Ground reference for the device.
11 CLK input Clock input; Q outputs take the D logic levels on its positive transition.
12 5Q tri_state Flip-flop 5 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
13 5D input Data input for flip-flop 5, captured on the positive transition of CLK.
14 6D input Data input for flip-flop 6, captured on the positive transition of CLK.
15 6Q tri_state Flip-flop 6 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
16 7Q tri_state Flip-flop 7 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
17 7D input Data input for flip-flop 7, captured on the positive transition of CLK.
18 8D input Data input for flip-flop 8, captured on the positive transition of CLK.
19 8Q tri_state Flip-flop 8 3-state output, drives ±6 mA at 5 V and goes high-impedance when OE is high.
20 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended, with a 0.1-µF bypass capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20-208mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74HCT374DBR
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74hct374dbr-etched.step / sn74hct374dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hct374dbr.step / sn74hct374dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 d6967f49e2d44280, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF