component
SN74HCT244DWR
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HCT244DWR
Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil
SN74HCT244DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Output enable input for buffer section 1; active low, enables data pass-through to 1Y1-1Y4 when low and drives outputs to high-impedance when high |
| 2 | 1A1 | input | Data input line 1 for buffer section 1; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 3 | 2Y4 | tri_state | Tristate output 4 for buffer section 2; buffered output from 2A4 with ±6mA drive capability, enters high-impedance state when 2OE is high |
| 4 | 1A2 | input | Data input line 2 for buffer section 1; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 5 | 2Y3 | tri_state | Tristate output 3 for buffer section 2; buffered output from 2A3 with ±6mA drive capability, enters high-impedance state when 2OE is high |
| 6 | 1A3 | input | Data input line 3 for buffer section 1; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 7 | 2Y2 | tri_state | Tristate output 2 for buffer section 2; buffered output from 2A2 with ±6mA drive capability, enters high-impedance state when 2OE is high |
| 8 | 1A4 | input | Data input line 4 for buffer section 1; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 9 | 2Y1 | tri_state | Tristate output 1 for buffer section 2; buffered output from 2A1 with ±6mA drive capability, enters high-impedance state when 2OE is high |
| 10 | GND | power_in | Ground; return path for all logic signals and device substrate current |
| 11 | 2A1 | input | Data input line 1 for buffer section 2; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 12 | 1Y4 | tri_state | Tristate output 4 for buffer section 1; buffered output from 1A4 with ±6mA drive capability, enters high-impedance state when 1OE is high |
| 13 | 2A2 | input | Data input line 2 for buffer section 2; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 14 | 1Y3 | tri_state | Tristate output 3 for buffer section 1; buffered output from 1A3 with ±6mA drive capability, enters high-impedance state when 1OE is high |
| 15 | 2A3 | input | Data input line 3 for buffer section 2; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 16 | 1Y2 | tri_state | Tristate output 2 for buffer section 1; buffered output from 1A2 with ±6mA drive capability, enters high-impedance state when 1OE is high |
| 17 | 2A4 | input | Data input line 4 for buffer section 2; accepts TTL-compatible input from 0V to VCC with VIH=2V and VIL=0.8V, maximum input current 1µA |
| 18 | 1Y1 | tri_state | Tristate output 1 for buffer section 1; buffered output from 1A1 with ±6mA drive capability, enters high-impedance state when 1OE is high |
| 19 | 2OE | input | Output enable input for buffer section 2; active low, enables data pass-through to 2Y1-2Y4 when low and drives outputs to high-impedance when high |
| 20 | VCC | power_in | Power supply positive; 4.5V to 5.5V operating range with 0.1µF bypass capacitor recommended per section 8.3 |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20-300mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74HCT244DWR - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
- 3D model files:
sn74hct244dwr-etched.step/sn74hct244dwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hct244dwr.step/sn74hct244dwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (37 pp, sha256
6301045ba3b73bd1, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).