Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS74PWR

Texas Instruments · Flip Flops · TSSOP-14

SN74HCS74PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR̄ input Asynchronous clear (active low) for flip-flop 1; resets Q output to low independent of clock and data inputs
2 1D input Data input for flip-flop 1; sampled and transferred to Q outputs on rising clock edge when clear and preset are inactive
3 1CLK input Clock input for flip-flop 1 with Schmitt-trigger; rising edge triggered with 7-15 ns typical propagation delay at 6V
4 1PRĒ input Asynchronous preset (active low) for flip-flop 1; sets Q output high independent of clock and data inputs
5 1Q output Q output for flip-flop 1; can drive 7.8 mA at 6V with balanced CMOS push-pull output
6 1Q̄ output Inverted Q output for flip-flop 1; complements 1Q with 7.8 mA drive capability at 6V
7 GND power_in Ground; negative supply reference and logic return for the device
8 2Q̄ output Inverted Q output for flip-flop 2; complements 2Q with 7.8 mA drive capability at 6V
9 2Q output Q output for flip-flop 2; can drive 7.8 mA at 6V with balanced CMOS push-pull output
10 2PRĒ input Asynchronous preset (active low) for flip-flop 2; sets Q output high independent of clock and data inputs
11 2CLK input Clock input for flip-flop 2 with Schmitt-trigger; rising edge triggered with 7-15 ns typical propagation delay at 6V
12 2D input Data input for flip-flop 2; sampled and transferred to Q outputs on rising clock edge when clear and preset are inactive
13 2CLR̄ input Asynchronous clear (active low) for flip-flop 2; resets Q output to low independent of clock and data inputs
14 VCC power_in Positive supply voltage; 2V to 6V recommended operating range with 100 nA typical quiescent current

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS74PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs74pwr-etched.step / sn74hcs74pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs74pwr.step / sn74hcs74pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 3ea07ee8f5550bb8, retrieved 2026-09-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF