Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS367PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-16

SN74HCS367PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Bank 1 active-low output enable; enables all Bank 1 outputs when LOW, places them in high-impedance state when HIGH
2 1A1 input Bank 1 channel 1 Schmitt-trigger input; accepts voltage from 0 to VCC
3 1Y1 tri_state Bank 1 channel 1 tri-state output; output state follows input logic when enabled, high-impedance when disabled
4 1A2 input Bank 1 channel 2 Schmitt-trigger input; accepts voltage from 0 to VCC
5 1Y2 tri_state Bank 1 channel 2 tri-state output; output state follows input logic when enabled, high-impedance when disabled
6 1A3 input Bank 1 channel 3 Schmitt-trigger input; accepts voltage from 0 to VCC
7 1Y3 tri_state Bank 1 channel 3 tri-state output; output state follows input logic when enabled, high-impedance when disabled
8 GND power_in Ground connection; 0 V reference for all logic signals
9 1Y4 tri_state Bank 1 channel 4 tri-state output; output state follows input logic when enabled, high-impedance when disabled
10 1A4 input Bank 1 channel 4 Schmitt-trigger input; accepts voltage from 0 to VCC
11 2Y1 tri_state Bank 2 channel 1 tri-state output; output state follows input logic when enabled, high-impedance when disabled
12 2A1 input Bank 2 channel 1 Schmitt-trigger input; accepts voltage from 0 to VCC
13 2Y2 tri_state Bank 2 channel 2 tri-state output; output state follows input logic when enabled, high-impedance when disabled
14 2A2 input Bank 2 channel 2 Schmitt-trigger input; accepts voltage from 0 to VCC
15 2OE input Bank 2 active-low output enable; enables all Bank 2 outputs when LOW, places them in high-impedance state when HIGH
16 VCC power_out Positive supply voltage; 2 V to 6 V recommended operating range; ±35 mA maximum continuous output current

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HCS367PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs367pwr-etched.step / sn74hcs367pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs367pwr.step / sn74hcs367pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 1218940c79038d6e, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF