Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS365PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-16

SN74HCS365PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output enable 1, active low; when high, all outputs are in high-impedance state.
2 A1 input Channel 1 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
3 Y1 tri_state Channel 1 output, 3-state buffer output driven by A1 input when OE1 and OE2 are low.
4 A2 input Channel 2 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
5 Y2 tri_state Channel 2 output, 3-state buffer output driven by A2 input when OE1 and OE2 are low.
6 A3 input Channel 3 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
7 Y3 tri_state Channel 3 output, 3-state buffer output driven by A3 input when OE1 and OE2 are low.
8 GND power_in Ground, 0 V reference for power supply and digital signal return paths.
9 Y4 tri_state Channel 4 output, 3-state buffer output driven by A4 input when OE1 and OE2 are low.
10 A4 input Channel 4 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
11 Y5 tri_state Channel 5 output, 3-state buffer output driven by A5 input when OE1 and OE2 are low.
12 A5 input Channel 5 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
13 Y6 tri_state Channel 6 output, 3-state buffer output driven by A6 input when OE1 and OE2 are low.
14 A6 input Channel 6 input with Schmitt-trigger characteristic for slow or noisy signal tolerance.
15 OE2 input Output enable 2, active low; when high, all outputs are in high-impedance state.
16 VCC power_out Positive supply voltage; recommended operating range 2 V to 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HCS365PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs365pwr-etched.step / sn74hcs365pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs365pwr.step / sn74hcs365pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 952cb19381170a2f, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF