component
SN74HCS30QPWRQ1
Public Made by Adomby adom
Texas Instruments Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6d ago |
| viewers | 6d ago |
| package.json | 6d ago |
| page.json | 6d ago |
| README.md | 6d ago |
| sn74hcs30qpwrq1-etched.glb | 6d ago |
| sn74hcs30qpwrq1-etched.step | 6d ago |
| sn74hcs30qpwrq1-hero.glb | 6d ago |
| sn74hcs30qpwrq1-hero.overlay.json | 6d ago |
| sn74hcs30qpwrq1.glb | 6d ago |
| sn74hcs30qpwrq1.kicad_mod | 6d ago |
| sn74hcs30qpwrq1.kicad_sym | 6d ago |
| sn74hcs30qpwrq1.lbr | 6d ago |
| sn74hcs30qpwrq1.step | 6d ago |
SN74HCS30QPWRQ1
Texas Instruments · Logic Gates · TSSOP-14
SN74HCS30QPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Input A of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 2 | B | input | Input B of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 3 | C | input | Input C of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 4 | D | input | Input D of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 5 | E | input | Input E of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 6 | F | input | Input F of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 7 | GND | power_in | Ground reference for the device; the continuous current through VCC or GND is limited to ±50 mA. |
| 8 | Y | output | NAND gate output Y implementing Y = A·B·C·D·E·F·G·H; continuous output current is limited to ±35 mA. |
| 9 | NC | unconnected | Not internally connected. |
| 10 | NC | unconnected | Not internally connected. |
| 11 | G | input | Input G of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 12 | H | input | Input H of the 8-input NAND gate with Schmitt-trigger inputs; input voltage must stay between 0 and VCC per the Recommended Operating Conditions. |
| 13 | NC | unconnected | Not internally connected. |
| 14 | VCC | power_in | Positive supply; the recommended supply voltage range is 2 V to 6 V and the absolute maximum is 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Positive switching threshold | VT+ | 0.7 | 1.5 | V | VCC = 2 V | 4 | |
| Positive switching threshold | VT+ | 1.7 | 3.15 | V | VCC = 4.5 V | 4 | |
| Positive switching threshold | VT+ | 2.1 | 4.2 | V | VCC = 6 V | 4 | |
| Negative switching threshold | VT- | 0.3 | 1 | V | VCC = 2 V | 4 | |
| Negative switching threshold | VT- | 0.9 | 2.2 | V | VCC = 4.5 V | 4 | |
| Negative switching threshold | VT- | 1.2 | 3 | V | VCC = 6 V | 4 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.2 | 1 | V | VCC = 2 V | 4 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.4 | 1.4 | V | VCC = 4.5 V | 4 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.6 | 1.6 | V | VCC = 6 V | 4 | |
| High-level output voltage | VOH | 4 | 4.3 | V | VI = VIH or VIL, IOH = -6 mA, VCC = 4.5 V | 4 | |
| High-level output voltage | VOH | 5.4 | 5.75 | V | VI = VIH or VIL, IOH = -7.8 mA, VCC = 6 V | 4 | |
| Low-level output voltage | VOL | 0.18 | 0.3 | V | VI = VIH or VIL, IOL = 6 mA, VCC = 4.5 V | 4 | |
| Low-level output voltage | VOL | 0.22 | 0.33 | V | VI = VIH or VIL, IOL = 7.8 mA, VCC = 6 V | 4 | |
| Input leakage current | II | 100 | 1000 | nA | VI = VCC or 0, VCC = 6 V | 4 | |
| Supply current | ICC | 0.1 | 2 | µA | VI = VCC or 0, IO = 0, VCC = 6 V | 4 | |
| Propagation delay A or B to Y | tpd | 22 | 46 | ns | VCC = 2 V | 5 | |
| Propagation delay A or B to Y | tpd | 9 | 28 | ns | VCC = 4.5 V | 5 | |
| Propagation delay A or B to Y | tpd | 8 | 27 | ns | VCC = 6 V | 5 | |
| Transition-time Y | tt | 9 | 17 | ns | VCC = 2 V | 5 | |
| Transition-time Y | tt | 5 | 8 | ns | VCC = 4.5 V | 5 | |
| Transition-time Y | tt | 4 | 7 | ns | VCC = 6 V | 5 | |
| Supply voltage | VCC | 2 | 6 | V | 4 | ||
| Input voltage | VI | 0 | V | maximum is VCC | 4 | ||
| Output voltage | VO | 0 | V | maximum is VCC | 4 | ||
| Ambient temperature | TA | -40 | 125 | °C | 4 | ||
| Supply voltage | VCC | -0.5 | 7 | V | 3 | ||
| Input clamp current | IIK | -20 | 20 | mA | VI < -0.5 or VI > VCC + 0.5 | 3 | |
| Output clamp current | IOK | -20 | 20 | mA | VO < -0.5 or VO > VCC + 0.5 | 3 | |
| Continuous output current | IO | -35 | 35 | mA | VO = 0 to VCC | 3 | |
| Continuous current through VCC or GND | -50 | 50 | mA | 3 | |||
| Junction temperature | TJ | 150 | °C | 3 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| Junction-to-ambient thermal resistance | RθJA | 151.7 | °C/W | PW (TSSOP) 14-pin package | 4 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 79.4 | °C/W | PW (TSSOP) 14-pin package | 4 | ||
| Junction-to-board thermal resistance | RθJB | 94.7 | °C/W | PW (TSSOP) 14-pin package | 4 | ||
| Junction-to-top characterization parameter | ΨJT | 25.2 | °C/W | PW (TSSOP) 14-pin package | 4 | ||
| Junction-to-board characterization parameter | ΨJB | 94.1 | °C/W | PW (TSSOP) 14-pin package | 4 |
CAD (KiCad official)
- Symbol:
SN74HCS30QPWRQ1 - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74hcs30qpwrq1-etched.step/sn74hcs30qpwrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hcs30qpwrq1.step/sn74hcs30qpwrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (21 pp, sha256
14022da6f534ead1, retrieved 2026-10-17, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).