component
SN74HCS237PWR
Public Made by Adomby adom
Texas Instruments Signal Switches, Multiplexers, Decoders, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SN74HCS237PWR
Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16
SN74HCS237PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Address select 0 input, the least significant address bit of the 3-to-8 decoder with latched address inputs. |
| 2 | A1 | input | Address select 1 input, the middle address bit of the 3-to-8 decoder with latched address inputs. |
| 3 | A2 | input | Address select 2 input, the most significant address bit of the 3-to-8 decoder with latched address inputs. |
| 4 | LE | input | Active-low latch enable; when LE is low the device acts as a standard three-to-eight decoder, and when LE is high the address latch retains its previous state. |
| 5 | G1 | input | Active-low strobe input 1; when the outputs are gated by either strobe input, all outputs are forced low. |
| 6 | G0 | input | Strobe input 0, the standard output strobe; when the outputs are gated by either strobe input, all outputs are forced low. |
| 7 | Y7 | output | Decoder output 7, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 8 | GND | power_in | Ground reference for the device. |
| 9 | Y6 | output | Decoder output 6, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 10 | Y5 | output | Decoder output 5, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 11 | Y4 | output | Decoder output 4, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 12 | Y3 | output | Decoder output 3, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 13 | Y2 | output | Decoder output 2, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 14 | Y1 | output | Decoder output 1, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 15 | Y0 | output | Decoder output 0, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 16 | VCC | power_in | Positive supply; recommended operating supply voltage is 2 V to 6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 7 | V | 4 | ||
| Input clamp current | IIK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 4 | |
| Output clamp current | IOK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 4 | |
| Continuous output current | IO | -35 | 35 | mA | VO = 0 to VCC | 4 | |
| Continuous current through VCC or GND | -70 | 70 | mA | 4 | |||
| Junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| Supply voltage | VCC | 2 | 5 | 6 | V | Over operating free-air temperature range | 4 |
| Input voltage | VI | 0 | V | Maximum printed as VCC (not numeric) | 4 | ||
| Output voltage | VO | 0 | V | Maximum printed as VCC (not numeric) | 4 | ||
| Ambient temperature | TA | -40 | 125 | °C | 4 | ||
| Positive switching threshold | VT+ | 0.7 | 1.5 | V | VCC = 2 V | 5 | |
| Positive switching threshold | VT+ | 1.7 | 3.15 | V | VCC = 4.5 V | 5 | |
| Positive switching threshold | VT+ | 2.1 | 4.2 | V | VCC = 6 V | 5 | |
| Negative switching threshold | VT- | 0.3 | 1 | V | VCC = 2 V | 5 | |
| Negative switching threshold | VT- | 0.9 | 2.2 | V | VCC = 4.5 V | 5 | |
| Negative switching threshold | VT- | 1.2 | 3 | V | VCC = 6 V | 5 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.2 | 1 | V | VCC = 2 V | 5 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.4 | 1.4 | V | VCC = 4.5 V | 5 | |
| Hysteresis (VT+ - VT-) | ΔVT | 0.6 | 1.6 | V | VCC = 6 V | 5 | |
| High-level output voltage | VOH | 4 | 4.3 | V | VI = VIH or VIL; IOH = -6 mA; VCC = 4.5 V | 5 | |
| High-level output voltage | VOH | 5.4 | 5.75 | V | VI = VIH or VIL; IOH = -7.8 mA; VCC = 6 V | 5 | |
| Low-level output voltage | VOL | 0.002 | 0.1 | V | VI = VIH or VIL; IOL = 20 µA; VCC = 2 V to 6 V | 5 | |
| Low-level output voltage | VOL | 0.18 | 0.3 | V | VI = VIH or VIL; IOL = 6 mA; VCC = 4.5 V | 5 | |
| Low-level output voltage | VOL | 0.22 | 0.33 | V | VI = VIH or VIL; IOL = 7.8 mA; VCC = 6 V | 5 | |
| Input leakage current | II | -1000 | 100 | 1000 | nA | VI = VCC or 0; VCC = 6 V | 5 |
| Supply current | ICC | 0.1 | 2 | µA | VI = VCC or 0, IO = 0; VCC = 6 V | 5 | |
| Pulse duration (LE pulse width), 25°C | tw | 6 | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 | ||
| Pulse duration (LE pulse width), -40°C to 125°C | tw | 9 | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 | ||
| Pulse duration (LE pulse width), 25°C | tw | 5 | ns | CL = 50 pF; VCC = 4.5 V; TA = 25°C | 5 | ||
| Pulse duration (LE pulse width), -40°C to 125°C | tw | 7 | ns | CL = 50 pF; VCC = 4.5 V; TA = -40°C to 125°C | 5 | ||
| Setup time An to LE, 25°C | tsu | 4 | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 | ||
| Setup time An to LE, -40°C to 125°C | tsu | 5 | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 | ||
| Setup time An to LE, 25°C | tsu | 3 | ns | CL = 50 pF; VCC = 4.5 V; TA = 25°C | 5 | ||
| Setup time An to LE, -40°C to 125°C | tsu | 4 | ns | CL = 50 pF; VCC = 4.5 V; TA = -40°C to 125°C | 5 | ||
| Hold time An to LE, 25°C | th | 4 | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 | ||
| Hold time An to LE, -40°C to 125°C | th | 5 | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 | ||
| Junction-to-ambient thermal resistance (PW) | RθJA | 141.2 | °C/W | PW (TSSOP) package, 16 pins | 4 | ||
| Junction-to-case (top) thermal resistance (PW) | RθJC(top) | 78.8 | °C/W | PW (TSSOP) package, 16 pins | 4 | ||
| Junction-to-board thermal resistance (PW) | RθJB | 85.8 | °C/W | PW (TSSOP) package, 16 pins | 4 | ||
| Junction-to-top characterization parameter (PW) | ΨJT | 27.7 | °C/W | PW (TSSOP) package, 16 pins | 4 | ||
| Junction-to-board characterization parameter (PW) | ΨJB | 85.5 | °C/W | PW (TSSOP) package, 16 pins | 4 |
CAD (KiCad official)
- Symbol:
SN74HCS237PWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74hcs237pwr-etched.step/sn74hcs237pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hcs237pwr.step/sn74hcs237pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (26 pp, sha256
3f0d1498d7652e84, retrieved 2026-10-18, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SN74HCS237PWR
**Texas Instruments** · Signal Switches, Multiplexers, Decoders · TSSOP-16
SN74HCS237PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Address select 0 input, the least significant address bit of the 3-to-8 decoder with latched address inputs. |
| 2 | A1 | input | Address select 1 input, the middle address bit of the 3-to-8 decoder with latched address inputs. |
| 3 | A2 | input | Address select 2 input, the most significant address bit of the 3-to-8 decoder with latched address inputs. |
| 4 | LE | input | Active-low latch enable; when LE is low the device acts as a standard three-to-eight decoder, and when LE is high the address latch retains its previous state. |
| 5 | G1 | input | Active-low strobe input 1; when the outputs are gated by either strobe input, all outputs are forced low. |
| 6 | G0 | input | Strobe input 0, the standard output strobe; when the outputs are gated by either strobe input, all outputs are forced low. |
| 7 | Y7 | output | Decoder output 7, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 8 | GND | power_in | Ground reference for the device. |
| 9 | Y6 | output | Decoder output 6, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 10 | Y5 | output | Decoder output 5, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 11 | Y4 | output | Decoder output 4, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 12 | Y3 | output | Decoder output 3, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 13 | Y2 | output | Decoder output 2, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 14 | Y1 | output | Decoder output 1, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 15 | Y0 | output | Decoder output 0, high only when it is the selected output and the outputs are not disabled by a strobe; otherwise low. |
| 16 | VCC | power_in | Positive supply; recommended operating supply voltage is 2 V to 6 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | | 7 | V | | 4 |
| Input clamp current | IIK | -20 | | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 4 |
| Output clamp current | IOK | -20 | | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 4 |
| Continuous output current | IO | -35 | | 35 | mA | VO = 0 to VCC | 4 |
| Continuous current through VCC or GND | | -70 | | 70 | mA | | 4 |
| Junction temperature | TJ | | | 150 | °C | | 4 |
| Storage temperature | Tstg | -65 | | 150 | °C | | 4 |
| Supply voltage | VCC | 2 | 5 | 6 | V | Over operating free-air temperature range | 4 |
| Input voltage | VI | 0 | | | V | Maximum printed as VCC (not numeric) | 4 |
| Output voltage | VO | 0 | | | V | Maximum printed as VCC (not numeric) | 4 |
| Ambient temperature | TA | -40 | | 125 | °C | | 4 |
| Positive switching threshold | VT+ | 0.7 | | 1.5 | V | VCC = 2 V | 5 |
| Positive switching threshold | VT+ | 1.7 | | 3.15 | V | VCC = 4.5 V | 5 |
| Positive switching threshold | VT+ | 2.1 | | 4.2 | V | VCC = 6 V | 5 |
| Negative switching threshold | VT- | 0.3 | | 1 | V | VCC = 2 V | 5 |
| Negative switching threshold | VT- | 0.9 | | 2.2 | V | VCC = 4.5 V | 5 |
| Negative switching threshold | VT- | 1.2 | | 3 | V | VCC = 6 V | 5 |
| Hysteresis (VT+ - VT-) | ΔVT | 0.2 | | 1 | V | VCC = 2 V | 5 |
| Hysteresis (VT+ - VT-) | ΔVT | 0.4 | | 1.4 | V | VCC = 4.5 V | 5 |
| Hysteresis (VT+ - VT-) | ΔVT | 0.6 | | 1.6 | V | VCC = 6 V | 5 |
| High-level output voltage | VOH | 4 | 4.3 | | V | VI = VIH or VIL; IOH = -6 mA; VCC = 4.5 V | 5 |
| High-level output voltage | VOH | 5.4 | 5.75 | | V | VI = VIH or VIL; IOH = -7.8 mA; VCC = 6 V | 5 |
| Low-level output voltage | VOL | | 0.002 | 0.1 | V | VI = VIH or VIL; IOL = 20 µA; VCC = 2 V to 6 V | 5 |
| Low-level output voltage | VOL | | 0.18 | 0.3 | V | VI = VIH or VIL; IOL = 6 mA; VCC = 4.5 V | 5 |
| Low-level output voltage | VOL | | 0.22 | 0.33 | V | VI = VIH or VIL; IOL = 7.8 mA; VCC = 6 V | 5 |
| Input leakage current | II | -1000 | 100 | 1000 | nA | VI = VCC or 0; VCC = 6 V | 5 |
| Supply current | ICC | | 0.1 | 2 | µA | VI = VCC or 0, IO = 0; VCC = 6 V | 5 |
| Pulse duration (LE pulse width), 25°C | tw | 6 | | | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 |
| Pulse duration (LE pulse width), -40°C to 125°C | tw | 9 | | | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 |
| Pulse duration (LE pulse width), 25°C | tw | 5 | | | ns | CL = 50 pF; VCC = 4.5 V; TA = 25°C | 5 |
| Pulse duration (LE pulse width), -40°C to 125°C | tw | 7 | | | ns | CL = 50 pF; VCC = 4.5 V; TA = -40°C to 125°C | 5 |
| Setup time An to LE, 25°C | tsu | 4 | | | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 |
| Setup time An to LE, -40°C to 125°C | tsu | 5 | | | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 |
| Setup time An to LE, 25°C | tsu | 3 | | | ns | CL = 50 pF; VCC = 4.5 V; TA = 25°C | 5 |
| Setup time An to LE, -40°C to 125°C | tsu | 4 | | | ns | CL = 50 pF; VCC = 4.5 V; TA = -40°C to 125°C | 5 |
| Hold time An to LE, 25°C | th | 4 | | | ns | CL = 50 pF; VCC = 2 V; TA = 25°C | 5 |
| Hold time An to LE, -40°C to 125°C | th | 5 | | | ns | CL = 50 pF; VCC = 2 V; TA = -40°C to 125°C | 5 |
| Junction-to-ambient thermal resistance (PW) | RθJA | | 141.2 | | °C/W | PW (TSSOP) package, 16 pins | 4 |
| Junction-to-case (top) thermal resistance (PW) | RθJC(top) | | 78.8 | | °C/W | PW (TSSOP) package, 16 pins | 4 |
| Junction-to-board thermal resistance (PW) | RθJB | | 85.8 | | °C/W | PW (TSSOP) package, 16 pins | 4 |
| Junction-to-top characterization parameter (PW) | ΨJT | | 27.7 | | °C/W | PW (TSSOP) package, 16 pins | 4 |
| Junction-to-board characterization parameter (PW) | ΨJB | | 85.5 | | °C/W | PW (TSSOP) package, 16 pins | 4 |
## CAD (KiCad official)
- Symbol: `SN74HCS237PWR`
- Footprint: `Package_SO:TSSOP-16_4.4x5mm_P0.65mm`
- 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files: `sn74hcs237pwr-etched.step` / `sn74hcs237pwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74hcs237pwr.step` / `sn74hcs237pwr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn74hcs237.pdf) (26 pp, sha256 `3f0d1498d7652e84`, retrieved 2026-10-18, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sn74hcs237pwr-datasheet.pdf)