Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS126QPWRQ1

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74HCS126QPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable for channel 1, active high; driving it low places output 1Y in the high-impedance state.
2 1A input Channel 1 data input (Y = A); Schmitt-trigger input with hysteresis ΔVT, so it tolerates slow or noisy signals.
3 1Y tri_state Channel 1 balanced CMOS 3-state buffer output, high-impedance when 1OE is low.
4 2OE input Output enable for channel 2, active high; driving it low places output 2Y in the high-impedance state.
5 2A input Channel 2 data input (Y = A); Schmitt-trigger input with hysteresis ΔVT, so it tolerates slow or noisy signals.
6 2Y tri_state Channel 2 balanced CMOS 3-state buffer output, high-impedance when 2OE is low.
7 GND power_in Ground reference for the device; the ground must sink the total output and ICC current.
8 3Y tri_state Channel 3 balanced CMOS 3-state buffer output, high-impedance when 3OE is low.
9 3A input Channel 3 data input (Y = A); Schmitt-trigger input with hysteresis ΔVT, so it tolerates slow or noisy signals.
10 3OE input Output enable for channel 3, active high; driving it low places output 3Y in the high-impedance state.
11 4Y tri_state Channel 4 balanced CMOS 3-state buffer output, high-impedance when 4OE is low.
12 4A input Channel 4 data input (Y = A); Schmitt-trigger input with hysteresis ΔVT, so it tolerates slow or noisy signals.
13 4OE input Output enable for channel 4, active high; driving it low places output 4Y in the high-impedance state.
14 VCC power_in Positive supply, 2 V to 6 V recommended operating range; a 0.1-µF bypass capacitor is recommended close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS126QPWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs126qpwrq1-etched.step / sn74hcs126qpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs126qpwrq1.step / sn74hcs126qpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 4405aa1df04c7b40, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF