Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS11PWR

Texas Instruments · Logic Gates · TSSOP-14

SN74HCS11PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input AND gate Channel 1 input A, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
2 1B input AND gate Channel 1 input B, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
3 2A input AND gate Channel 2 input A, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
4 2B input AND gate Channel 2 input B, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
5 2C input AND gate Channel 2 input C, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
6 2Y output AND gate Channel 2 output Y, provides 0-VCC voltage with ±35mA maximum continuous current and ±7.8mA drive at 5V.
7 GND power_in Ground reference pin for device negative supply return.
8 3Y output AND gate Channel 3 output Y, provides 0-VCC voltage with ±35mA maximum continuous current and ±7.8mA drive at 5V.
9 3A input AND gate Channel 3 input A, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
10 3B input AND gate Channel 3 input B, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
11 3C input AND gate Channel 3 input C, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
12 1Y output AND gate Channel 1 output Y, provides 0-VCC voltage with ±35mA maximum continuous current and ±7.8mA drive at 5V.
13 1C input AND gate Channel 1 input C, accepts 0-VCC voltage with Schmitt-trigger protection and ±1000nA maximum input leakage.
14 VCC power_in Positive supply voltage pin, 2V to 6V operating range with typical supply current 100nA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS11PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs11pwr-etched.step / sn74hcs11pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs11pwr.step / sn74hcs11pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 6ffa1a25896aa1cc, retrieved 2026-09-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF