component

SN74HCS10PWR

Public Made by Adom

by adom

Texas Instruments Logic ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icssn74hcs10pwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74hcs10pwr / README.md
History Download
Ray Publish 0.1.0 17a6211 13d ago

SN74HCS10PWR

Texas Instruments · Logic ICs · TSSOP-14

SN74HCS10PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 input A of the first 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
2 1B input Channel 1 input B of the first 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
3 2A input Channel 2 input A of the second 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
4 2B input Channel 2 input B of the second 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
5 2C input Channel 2 input C of the second 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
6 2Y output Channel 2 output Y of the second NAND gate, implementing Y = A ● B ● C in positive logic.
7 GND power_in Ground reference for the device.
8 3Y output Channel 3 output Y of the third NAND gate, implementing Y = A ● B ● C in positive logic.
9 3A input Channel 3 input A of the third 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
10 3B input Channel 3 input B of the third 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
11 3C input Channel 3 input C of the third 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
12 1Y output Channel 1 output Y of the first NAND gate, implementing Y = A ● B ● C in positive logic.
13 1C input Channel 1 input C of the first 3-input NAND gate, a Schmitt-trigger input that accepts slow or noisy signals.
14 VCC power_in Positive supply, specified at 2V to 6V in the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 4
Input clamp current IIK -20 20 mA VI < -0.5V or VI > VCC + 0.5V 4
Output clamp current IOK -20 20 mA VI < -0.5V or VI > VCC + 0.5V 4
Continuous output current IO -35 35 mA VO = 0 to VCC 4
Continuous current through VCC or GND -70 70 mA 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VCC 2 5 6 V 4
Ambient temperature TA -55 125 °C 4
Positive switching threshold VT+ 1.13 1.26 1.37 V VCC = 2V 5
Positive switching threshold VT+ 2.31 2.47 2.66 V VCC = 4.5V 5
Positive switching threshold VT+ 2.99 3.18 3.44 V VCC = 6V 5
Negative switching threshold VT- 0.55 0.62 0.71 V VCC = 2V 5
Negative switching threshold VT- 1.21 1.36 1.5 V VCC = 4.5V 5
Negative switching threshold VT- 1.56 1.79 1.99 V VCC = 6V 5
Hysteresis ΔVT 0.54 0.64 0.71 V VCC = 2V 5
Hysteresis ΔVT 0.94 1.11 1.27 V VCC = 4.5V 5
Hysteresis ΔVT 1.2 1.38 1.57 V VCC = 6V 5
High-level output voltage VOH 4 4.3 V IOH = -6mA, VCC = 4.5V 5
High-level output voltage VOH 5.4 5.75 V IOH = -7.8mA, VCC = 6V 5
Low-level output voltage VOL 0.002 0.1 V IOL = 20µA, VCC 2V to 6V 5
Low-level output voltage VOL 0.18 0.3 V IOL = 4mA, VCC = 4.5V 5
Low-level output voltage VOL 0.22 0.33 V IOL = 7.8mA, VCC = 6V 5
Input leakage current II -1000 100 1000 nA VI = VCC or 0, VCC = 6V 5
Supply current ICC 0.1 2 µA VI = VCC or 0, IO = 0, VCC = 6V 5
Propagation delay A or B or C to Y tpd 14 40 ns CL = 50pF, VCC = 2V 5
Propagation delay A or B or C to Y tpd 6 17 ns CL = 50pF, VCC = 4.5V 5
Propagation delay A or B or C to Y tpd 5 16 ns CL = 50pF, VCC = 6V 5
Transition time tt 9 16 ns CL = 50pF, VCC = 2V 5
Transition time tt 5 9 ns CL = 50pF, VCC = 4.5V 5
Transition time tt 4 8 ns CL = 50pF, VCC = 6V 5
Input capacitance Ci 5 pF VCC 2V to 6V 5
Junction-to-ambient thermal resistance RθJA 151.7 °C/W PW (TSSOP) 14 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 79.4 °C/W PW (TSSOP) 14 pins 4
Junction-to-board thermal resistance RθJB 94.7 °C/W PW (TSSOP) 14 pins 4
Junction-to-top characterization parameter ΨJT 25.2 °C/W PW (TSSOP) 14 pins 4
Junction-to-board characterization parameter ΨJB 94.1 °C/W PW (TSSOP) 14 pins 4

CAD (KiCad official)

  • Symbol: SN74HCS10PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs10pwr-etched.step / sn74hcs10pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs10pwr.step / sn74hcs10pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 9ab247881b8b2518, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF