Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS00PWR

Texas Instruments · Logic Gates · TSSOP-14

SN74HCS00PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger input for channel 1 input A; accepts 0V to VCC with typical input leakage of ±100nA.
2 1B input Schmitt-trigger input for channel 1 input B; accepts 0V to VCC with typical input leakage of ±100nA.
3 1Y output NAND gate output for channel 1; drives ±7.8mA at 5V, output range 0V to VCC.
4 2A input Schmitt-trigger input for channel 2 input A; accepts 0V to VCC with typical input leakage of ±100nA.
5 2B input Schmitt-trigger input for channel 2 input B; accepts 0V to VCC with typical input leakage of ±100nA.
6 2Y output NAND gate output for channel 2; drives ±7.8mA at 5V, output range 0V to VCC.
7 GND power_in Ground reference, 0V return.
8 3Y output NAND gate output for channel 3; drives ±7.8mA at 5V, output range 0V to VCC.
9 3A input Schmitt-trigger input for channel 3 input A; accepts 0V to VCC with typical input leakage of ±100nA.
10 3B input Schmitt-trigger input for channel 3 input B; accepts 0V to VCC with typical input leakage of ±100nA.
11 4Y output NAND gate output for channel 4; drives ±7.8mA at 5V, output range 0V to VCC.
12 4A input Schmitt-trigger input for channel 4 input A; accepts 0V to VCC with typical input leakage of ±100nA.
13 4B input Schmitt-trigger input for channel 4 input B; accepts 0V to VCC with typical input leakage of ±100nA.
14 VCC power_in Positive supply voltage; recommended operating range 2V to 6V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS00PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs00pwr-etched.step / sn74hcs00pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs00pwr.step / sn74hcs00pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 e72451c6fbf8ac9c, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF