component
SN74HC595PW
Public Made by Adomby adom
lingxingic Shift Registers, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HC595PW
lingxingic · Shift Registers · TSSOP-16
SN74HC595PW from lingxingic, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Q1 | tri_state | Parallel data output from storage register bit 1; output is high-impedance when OE is high. |
| 2 | Q2 | tri_state | Parallel data output from storage register bit 2; output is high-impedance when OE is high. |
| 3 | Q3 | tri_state | Parallel data output from storage register bit 3; output is high-impedance when OE is high. |
| 4 | Q4 | tri_state | Parallel data output from storage register bit 4; output is high-impedance when OE is high. |
| 5 | Q5 | tri_state | Parallel data output from storage register bit 5; output is high-impedance when OE is high. |
| 6 | Q6 | tri_state | Parallel data output from storage register bit 6; output is high-impedance when OE is high. |
| 7 | Q7 | tri_state | Parallel data output from storage register bit 7; output is high-impedance when OE is high. |
| 8 | GND | power_in | Ground reference (0V). |
| 9 | Q7S | tri_state | Serial data output from shift register stage 7 for cascading; output is high-impedance when OE is high. |
| 10 | MR | input | Master reset input, active low; low level asynchronously clears the shift register. |
| 11 | SHCP | input | Shift register clock input; shifts data into stage 0 on rising edge. |
| 12 | STCP | input | Storage register clock input; latches shift register contents into storage register on rising edge. |
| 13 | OE | input | Output enable input, active low; high level forces all parallel outputs to high-impedance state. |
| 14 | DS | input | Serial data input; data bit is entered into shift register stage 0 on SHCP rising edge. |
| 15 | Q0 | tri_state | Parallel data output from storage register bit 0; output is high-impedance when OE is high. |
| 16 | VCC | power_in | Positive power supply voltage, 2.0V to 6.0V recommended for SN74HC595. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | lingxingic |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN74HC595PW - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74hc595pw-etched.step/sn74hc595pw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc595pw.step/sn74hc595pw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: lingxingic datasheet (23 pp, sha256
071208edc31feb2f, retrieved 2026-09-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).