Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC595N

Texas Instruments · Shift Registers · DIP-16

SN74HC595N from Texas Instruments, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 QB tri_state Output bit B of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
2 QC tri_state Output bit C of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
3 QD tri_state Output bit D of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
4 QE tri_state Output bit E of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
5 QF tri_state Output bit F of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
6 QG tri_state Output bit G of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
7 QH tri_state Output bit H of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
8 GND power_in Ground reference; power return and signal ground.
9 QH' tri_state Serial output from shift register; tri-state output for cascading multiple 74HC595 devices.
10 SRCLR input Shift register clear input (active low); immediately clears all bits when held low.
11 SRCLK input Shift register clock input (positive edge triggered); shifts data from SER into the first stage on rising edge.
12 RCLK input Storage register clock input (positive edge triggered); transfers shift register data to output register on rising edge.
13 OE input Output enable input (active low); places all outputs into high-impedance when held high.
14 SER input Serial data input; data is shifted into the first stage of shift register on SRCLK rising edge.
15 QA tri_state Output bit A of 8-bit shift register; tri-state output with ±6mA drive capability at 5V.
16 VCC power_in Positive power supply; device operates from 2V to 6V with typical ICC of 80μA maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC595N
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc595n-etched.step / sn74hc595n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc595n.step / sn74hc595n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 4862b39a3fdde756, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF