Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC573AN

Texas Instruments · Latches · DIP-20

SN74HC573AN from Texas Instruments, in a DIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Output Enable input (active low); controls tri-state output buffers when low enables normal logic state, when high places outputs in high-impedance state
2 1D input First data input to latch channel 1; accepts voltage 0 to VCC
3 2D input Second data input to latch channel 2; accepts voltage 0 to VCC
4 3D input Third data input to latch channel 3; accepts voltage 0 to VCC
5 4D input Fourth data input to latch channel 4; accepts voltage 0 to VCC
6 5D input Fifth data input to latch channel 5; accepts voltage 0 to VCC
7 6D input Sixth data input to latch channel 6; accepts voltage 0 to VCC
8 7D input Seventh data input to latch channel 7; accepts voltage 0 to VCC
9 8D input Eighth data input to latch channel 8; accepts voltage 0 to VCC
10 GND power_in Ground; negative supply reference, continuous current through GND limited to ±70 mA
11 LE input Latch Enable input (active high); when high Q outputs respond to D inputs (transparent mode), when low Q outputs latch and retain data
12 8Q tri_state Eighth tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
13 7Q tri_state Seventh tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
14 6Q tri_state Sixth tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
15 5Q tri_state Fifth tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
16 4Q tri_state Fourth tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
17 3Q tri_state Third tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
18 2Q tri_state Second tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
19 1Q tri_state First tri-state buffered output; sources/sinks ±6 mA at VCC = 4.5 V, high-impedance state when OE high
20 VCC power_in Positive power supply; operating range 2 V to 6 V nominal 5 V, continuous current through VCC limited to ±70 mA

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74HC573AN
  • Footprint: Package_DIP:DIP-20_W7.62mm
  • 3D model: DIP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74hc573an-etched.step / sn74hc573an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc573an.step / sn74hc573an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 5a314ba1178516d3, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF