main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers sn74hc4851pwr: viewers · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr-etched.glb Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr-etched.step sn74hc4851pwr: factory component page (tier=mfr) · Ray 2h ago
sn74hc4851pwr-hero.glb sn74hc4851pwr: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
sn74hc4851pwr-hero.overlay.json Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr.glb Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr.kicad_mod Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr.kicad_sym Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr.lbr Publish 0.1.0 · Ray 2h ago
sn74hc4851pwr.step Publish 0.1.0 · Ray 2h ago
verification.json Verified: Published by the parts factory: tier mfr, 16 pins · Ray 2h ago

SN74HC4851PWR

Texas Instruments · Analog Switches, Multiplexers · TSSOP-16

SN74HC4851PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Y4 passive Analog switch channel 4 input/output, connected to COM when INH is low and C,B,A = H,L,L, with signal range 0 to VCC.
2 Y6 passive Analog switch channel 6 input/output, connected to COM when INH is low and C,B,A = H,H,L, with signal range 0 to VCC.
3 COM passive Common analog input/output terminal of the multiplexer/demultiplexer, with signal range 0 to VCC.
4 Y7 passive Analog switch channel 7 input/output, connected to COM when INH is low and C,B,A = H,H,H, with signal range 0 to VCC.
5 Y5 passive Analog switch channel 5 input/output, connected to COM when INH is low and C,B,A = H,L,H, with signal range 0 to VCC.
6 INH input Inhibit input; when high, no channel is connected to COM, and when low the channel selected by C,B,A is on, with logic range 0 to VCC.
7 NC unconnected No internal connection.
8 GND power_in Ground reference for the device.
9 C input Channel select input, most significant bit, with logic range 0 to VCC.
10 B input Channel select input, middle bit, with logic range 0 to VCC.
11 A input Channel select input, least significant bit, with logic range 0 to VCC.
12 Y3 passive Analog switch channel 3 input/output, connected to COM when INH is low and C,B,A = L,H,H, with signal range 0 to VCC.
13 Y0 passive Analog switch channel 0 input/output, connected to COM when INH is low and C,B,A = L,L,L, with signal range 0 to VCC.
14 Y1 passive Analog switch channel 1 input/output, connected to COM when INH is low and C,B,A = L,L,H, with signal range 0 to VCC.
15 Y2 passive Analog switch channel 2 input/output, connected to COM when INH is low and C,B,A = L,H,L, with signal range 0 to VCC.
16 VCC power_in Positive supply voltage, recommended 2 V to 5.5 V and absolute maximum 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Interface
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 6 V 3
Logic control input pin voltage (EN, A0, A1, A2) VSEL or VEN -0.5 V 3
Source or drain voltage (Sx, D) VS or VD -0.5 V 3
Input clamp current IIK -20 20 mA VI < 0 or VI > VCC 3
I/O diode current IIOK -20 20 mA VIO < 0 or VIO > VCC 3
Switch through current IT -25 25 mA VIO = 0 to VCC 3
Continuous current through VCC or GND IGND -50 50 mA 3
Storage temperature Tstg -65 150 °C 3
Junction temperature TJ 150 °C 3
Junction-to-ambient thermal resistance (PW TSSOP) RθJA 139.6 °C/W 3
Supply voltage VCC 2 5.5 V 4
Input logic high VIH 1.5 V VCC = 2V 4
Input logic high VIH 2.1 V VCC = 2.5V 4
Input logic high VIH 2.3 V VCC = 3.3V 4
Input logic high VIH 3.15 V VCC = 4.5V 4
Input logic high VIH 4.2 V VCC = 5.5V 4
Input logic low VIL 0 0.5 V VCC = 2V 4
Input logic low VIL 0 0.7 V VCC = 2.5V 4
Input logic low VIL 0 0.8 V VCC = 3.3V 4
Input logic low VIL 0 0.95 V VCC = 4.5V 4
Input logic low VIL 0 1.05 V VCC = 5.5V 4
Logic control input pin voltage (EN, A0, A1, A2) VSEL or VEN 0 V 4
Input transition rise or fall time Δt/Δv 1000 ns VCC = 2V 4
Input transition rise or fall time Δt/Δv 500 ns VCC = 4.5V 4
Input transition rise or fall time Δt/Δv 400 ns VCC = 5.5V 4
Ambient temperature TA -40 125 °C 4
On-state switch resistance RON 700 Ω VCC = 2V, VS = 0V to VCC, ISD = 0.5mA; -40°C to 125°C 5
On-state switch resistance RON 360 Ω VCC = 3V, VS = 0V to VCC, ISD = 0.5mA; -40°C to 125°C 5
On-state switch resistance RON 345 Ω VCC = 3.3V, VS = 0V to VCC, ISD = 0.5mA; -40°C to 125°C 5
On-state switch resistance RON 270 Ω VCC = 4.5V, VS = 0V to VCC, ISD = 0.5mA; -40°C to 125°C 5
On-state switch resistance matching between inputs ΔRON 20 Ω VCC = 2V, VS = VCC / 2, ISD = 0.5mA; -40°C to 125°C 5
On-state switch resistance matching between inputs ΔRON 16 Ω VCC = 4.5V, VS = VCC / 2, ISD = 0.5mA; -40°C to 125°C 5
Control input current II -1 1 µA VCC = 5V, VI = VCC or GND; -40°C to 125°C 5
Off-state switch leakage current (any one channel) IS(OFF) -1 1 µA VCC = 5V, Switch Off, VINH=VIH, VD = VCC / GND, VS = GND / VCC; -40°C to 125°C 5
Off-state switch leakage current (common channel) IS(OFF) -4 4 µA 5
Channel on-state leakage current IS(ON) -1 1 µA VCC = 5V, Switch Off, VINH=VIL, VD = VCC / GND, VS = GND / VCC; -40°C to 125°C 5
VCC supply current IDD 40 µA VCC = 5V, Logic inputs = 0V or VCC; -40°C to 125°C 5
Control input capacitance CIC 10 pF A, B, C, INH; -40°C to 125°C 5
Common terminal capacitance CIS 40 pF Switch off; -40°C to 125°C 5
Switch terminal capacitance COS 15 pF Switch off; -40°C to 125°C 5
Propagation delay tPD 32 ns VCC = 2V, CL = 50pF, Sx to D, D to Sx; -40°C to 125°C 6
Propagation delay tPD 19.5 ns VCC = 3V, CL = 50pF, Sx to D, D to Sx; -40°C to 125°C 6
Propagation delay tPD 18.5 ns VCC = 3.3V, CL = 50pF, Sx to D, D to Sx; -40°C to 125°C 6
Propagation delay tPD 13.5 ns VCC = 5V, CL = 50pF, Sx to D, D to Sx; -40°C to 125°C 6
Transition-time between inputs tTRAN 103 ns VCC = 2V, RL = 10kΩ, CL = 50pF, Ax to D, Ax to Sx; -40°C to 125°C 6
Transition-time between inputs tTRAN 67 ns VCC = 3V, RL = 10kΩ, CL = 50pF, Ax to D, Ax to Sx; -40°C to 125°C 6
Transition-time between inputs tTRAN 54 ns VCC = 3.3V, RL = 10kΩ, CL = 50pF, Ax to D, Ax to Sx; -40°C to 125°C 6
Transition-time between inputs tTRAN 46 ns VCC = 5V, RL = 10kΩ, CL = 50pF, Ax to D, Ax to Sx; -40°C to 125°C 6
Turnon-time from enable tON(EN) 115 ns VCC = 2V, RL = 10kΩ, CL = 50pF, EN to D, EN to Sx; -40°C to 125°C 6
Turnon-time from enable tON(EN) 110 ns VCC = 3V, RL = 10kΩ, CL = 50pF, EN to D, EN to Sx; -40°C to 125°C 6
Turnon-time from enable tON(EN) 105 ns VCC = 3.3V, RL = 10kΩ, CL = 50pF, EN to D, EN to Sx; -40°C to 125°C 6
Turnon-time from enable tON(EN) 100 ns VCC = 5V, RL = 10kΩ, CL = 50pF, EN to D, EN to Sx; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.05 1 mV VCC = 3.3V, RS ≤ 3.9kΩ, IINJ ≤ 1mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.1 1 mV VCC = 5V, RS ≤ 3.9kΩ, IINJ ≤ 1mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.345 5 mV VCC = 3.3V, IINJ ≤ 10mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.067 5 mV VCC = 5V, IINJ ≤ 10mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.05 2 mV VCC = 3.3V, RS ≤ 20kΩ, IINJ ≤ 1mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.11 2 mV VCC = 5V, RS ≤ 20kΩ, IINJ ≤ 1mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.05 20 mV VCC = 3.3V, IINJ ≤ 10mA; -40°C to 125°C 6
Maximum shift of output voltage of enabled analog input ΔVOUT 0.024 20 mV VCC = 5V, IINJ ≤ 10mA; -40°C to 125°C 6

CAD (KiCad official)

  • Symbol: SN74HC4851PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc4851pwr-etched.step / sn74hc4851pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc4851pwr.step / sn74hc4851pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 3e4214b737728e9a, retrieved 2026-11-06, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF