main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74hc4060qdrq1: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74hc4060qdrq1 · Ray 2d ago
sn74hc4060qdrq1-etched.glb sn74hc4060qdrq1: factory component page (tier=lcsc) · Ray 2d ago
sn74hc4060qdrq1-etched.step sn74hc4060qdrq1: factory component page (tier=lcsc) · Ray 2d ago
sn74hc4060qdrq1-hero.glb Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1.glb Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1.lbr Publish 0.1.0 · Ray 2d ago
sn74hc4060qdrq1.step Publish 0.1.0 · Ray 2d ago

SN74HC4060QDRQ1

Texas Instruments · Counters, Dividers · SOIC-16

SN74HC4060QDRQ1 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 QL output Counter stage output QL; Q outputs drive up to 10 LSTTL loads, ±4 mA drive at 5 V.
2 QM output Counter stage output QM; Q outputs drive up to 10 LSTTL loads, ±4 mA drive at 5 V.
3 QN output Counter stage output QN (14th stage); goes low on CLR high.
4 QF output Counter stage output QF; goes low when CLR is high.
5 QE output Counter stage output QE; goes low when CLR is high.
6 QG output Counter stage output QG; goes low when CLR is high.
7 QD output Counter stage output QD; goes low when CLR is high.
8 GND power_in Ground.
9 CLKO output Oscillator output for RC or crystal circuit; goes low when CLR is high.
10 CLKO̅ output Inverted oscillator output for RC or crystal circuit; goes high when CLR is high.
11 CLKI input Clock input; a high-to-low transition advances the counter, with max clock frequency 28 MHz at 4.5 V (25°C).
12 CLR input Clear input; high level disables the oscillator and resets all Q outputs low.
13 QI output Counter stage output QI; goes low when CLR is high.
14 QH output Counter stage output QH; goes low when CLR is high.
15 QJ output Counter stage output QJ; goes low when CLR is high.
16 VCC power_in Supply voltage, 2 V to 6 V recommended operating range (absolute max 7 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC4060QDRQ1
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc4060qdrq1-etched.step / sn74hc4060qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc4060qdrq1.step / sn74hc4060qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (11 pp, sha256 c0ce94f11987de4e, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF