component

SN74HC374DBR

Public Made by Adom

by adom

Texas Instruments Flip Flops, SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74hc374dbrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC374DBR

Texas Instruments · Flip Flops · SSOP-20-208mil

SN74HC374DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output enable that places the eight outputs in normal logic state or high-impedance state; it does not affect internal flip-flop operation and should be tied to VCC through a pullup resistor for power up/down.
2 1Q tri_state Channel 1 3-state output, driving ±6 mA at 5 V.
3 1D input Channel 1 data input, captured on the positive clock transition.
4 2D input Channel 2 data input, captured on the positive clock transition.
5 2Q tri_state Channel 2 3-state output, driving ±6 mA at 5 V.
6 3Q tri_state Channel 3 3-state output, driving ±6 mA at 5 V.
7 3D input Channel 3 data input, captured on the positive clock transition.
8 4D input Channel 4 data input, captured on the positive clock transition.
9 4Q tri_state Channel 4 3-state output, driving ±6 mA at 5 V.
10 GND power_in Ground reference for the device.
11 CLK input Clock input; Q outputs take the D input levels on the positive (rising) clock transition.
12 5Q tri_state Channel 5 3-state output, driving ±6 mA at 5 V.
13 5D input Channel 5 data input, captured on the positive clock transition.
14 6D input Channel 6 data input, captured on the positive clock transition.
15 6Q tri_state Channel 6 3-state output, driving ±6 mA at 5 V.
16 7Q tri_state Channel 7 3-state output, driving ±6 mA at 5 V.
17 7D input Channel 7 data input, captured on the positive clock transition.
18 8D input Channel 8 data input, captured on the positive clock transition.
19 8Q tri_state Channel 8 3-state output, driving ±6 mA at 5 V.
20 VCC power_in Supply voltage, 2 V to 6 V recommended, with a 0.1 µF bypass capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20-208mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74HC374DBR
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74hc374dbr-etched.step / sn74hc374dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc374dbr.step / sn74hc374dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 e72f5f2d1a24107d, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF