Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC258PWR

Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16

SN74HC258PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A/B input Common address-select input; low selects A data inputs, high selects B data inputs for all four channels.
2 1A input Channel-1 data input from source A; selected when A/B is low and G is low.
3 1B input Channel-1 data input from source B; selected when A/B is high and G is low.
4 1Y tri_state Channel-1 inverted 3-state output; presents complement of selected input when G is low, high-impedance when G is high; ±6 mA drive at 5 V.
5 2A input Channel-2 data input from source A; selected when A/B is low and G is low.
6 2B input Channel-2 data input from source B; selected when A/B is high and G is low.
7 2Y tri_state Channel-2 inverted 3-state output; presents complement of selected input when G is low, high-impedance when G is high; ±6 mA drive at 5 V.
8 GND power_in Ground reference; continuous current through GND pin not to exceed ±70 mA.
9 3Y tri_state Channel-3 inverted 3-state output; presents complement of selected input when G is low, high-impedance when G is high; ±6 mA drive at 5 V.
10 3B input Channel-3 data input from source B; selected when A/B is high and G is low.
11 3A input Channel-3 data input from source A; selected when A/B is low and G is low.
12 4Y tri_state Channel-4 inverted 3-state output; presents complement of selected input when G is low, high-impedance when G is high; ±6 mA drive at 5 V.
13 4B input Channel-4 data input from source B; selected when A/B is high and G is low.
14 4A input Channel-4 data input from source A; selected when A/B is low and G is low.
15 /G input Active-low output enable (strobe); a high level forces all four Y outputs into the high-impedance state regardless of data or address inputs.
16 VCC power_in Positive supply voltage; recommended operating range 2 V to 6 V; continuous current not to exceed ±70 mA; decouple with 0.1 µF ceramic capacitor placed as close to pin as possible.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC258PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc258pwr-etched.step / sn74hc258pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc258pwr.step / sn74hc258pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 d8caefbacd746d02, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (text+vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF