Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC241PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74HC241PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output-enable for bank 1 (1Y1-1Y4); when LOW outputs follow 1A inputs; when HIGH outputs enter high-impedance state.
2 1A1 input Data input 1 for bank-1 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
3 2Y4 tri_state Noninverting 3-state output 4 for bank 2; ±6 mA drive at VCC = 4.5 V; high-impedance when 2OE is LOW.
4 1A2 input Data input 2 for bank-1 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
5 2Y3 tri_state Noninverting 3-state output 3 for bank 2; ±6 mA drive at VCC = 4.5 V; high-impedance when 2OE is LOW.
6 1A3 input Data input 3 for bank-1 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
7 2Y2 tri_state Noninverting 3-state output 2 for bank 2; ±6 mA drive at VCC = 4.5 V; high-impedance when 2OE is LOW.
8 1A4 input Data input 4 for bank-1 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
9 2Y1 tri_state Noninverting 3-state output 1 for bank 2; ±6 mA drive at VCC = 4.5 V; high-impedance when 2OE is LOW.
10 GND power_in Ground reference (0 V); continuous current through GND pin ±70 mA max.
11 2A1 input Data input 1 for bank-2 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
12 1Y4 tri_state Noninverting 3-state output 4 for bank 1; ±6 mA drive at VCC = 4.5 V; high-impedance when 1OE is HIGH.
13 2A2 input Data input 2 for bank-2 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
14 1Y3 tri_state Noninverting 3-state output 3 for bank 1; ±6 mA drive at VCC = 4.5 V; high-impedance when 1OE is HIGH.
15 2A3 input Data input 3 for bank-2 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
16 1Y2 tri_state Noninverting 3-state output 2 for bank 1; ±6 mA drive at VCC = 4.5 V; high-impedance when 1OE is HIGH.
17 2A4 input Data input 4 for bank-2 buffer; max input current ±1 μA at VI = 0 to VCC (2 V-6 V).
18 1Y1 tri_state Noninverting 3-state output 1 for bank 1; ±6 mA drive at VCC = 4.5 V; high-impedance when 1OE is HIGH.
19 2OE input Active-high output-enable for bank 2 (2Y1-2Y4); when HIGH outputs follow 2A inputs; when LOW outputs enter high-impedance state.
20 VCC power_in Positive supply voltage, 2 V to 6 V recommended; 80 μA max ICC; continuous current through VCC pin ±70 mA max.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74HC241PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74hc241pwr-etched.step / sn74hc241pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc241pwr.step / sn74hc241pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 38039f403044b067, retrieved 2026-09-26, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (text+vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF