component
SN74HC240DTR
Public Made by Adomby adom
XBLW Buffers, Drivers, Receivers, Transceivers, SOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74HC240DTR
XBLW · Buffers, Drivers, Receivers, Transceivers · SOP-20
SN74HC240DTR from XBLW, in a SOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OE | input | Active-LOW output enable input for the 1Y outputs; a HIGH puts them in high-impedance OFF-state. |
| 2 | 1A0 | input | Data input. |
| 3 | 2Y0 | tri_state | Bus output (3-state). |
| 4 | 1A1 | input | Data input. |
| 5 | 2Y1 | tri_state | Bus output (3-state). |
| 6 | 1A2 | input | Data input. |
| 7 | 2Y2 | tri_state | Bus output (3-state). |
| 8 | 1A3 | input | Data input. |
| 9 | 2Y3 | tri_state | Bus output (3-state). |
| 10 | GND | power_in | Ground (0 V). |
| 11 | 2A3 | input | Data input. |
| 12 | 1Y3 | tri_state | Bus output (3-state). |
| 13 | 2A2 | input | Data input. |
| 14 | 1Y2 | tri_state | Bus output (3-state). |
| 15 | 2A1 | input | Data input. |
| 16 | 1Y1 | tri_state | Bus output (3-state). |
| 17 | 2A0 | input | Data input. |
| 18 | 1Y0 | tri_state | Bus output (3-state). |
| 19 | 2OE | input | Active-LOW output enable input for the 2Y outputs; a HIGH puts them in high-impedance OFF-state. |
| 20 | VCC | power_in | Supply voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-20 |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74HC240DTR - Footprint:
Package_SO:SOP-20_7.5x12.8mm_P1.27mm - 3D model: SOP-20, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 2.65 mm nominal SOIC height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
sn74hc240dtr-etched.step/sn74hc240dtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc240dtr.step/sn74hc240dtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (17 pp, sha256
95767b9945600aba, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).