main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74hc193qpwrg4q1: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74hc193qpwrg4q1 · Ray 2d ago
sn74hc193qpwrg4q1-etched.glb sn74hc193qpwrg4q1: factory component page (tier=lcsc) · Ray 2d ago
sn74hc193qpwrg4q1-etched.step sn74hc193qpwrg4q1: factory component page (tier=lcsc) · Ray 2d ago
sn74hc193qpwrg4q1-hero.glb Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1.glb Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1.lbr Publish 0.1.0 · Ray 2d ago
sn74hc193qpwrg4q1.step Publish 0.1.0 · Ray 2d ago

SN74HC193QPWRG4Q1

Texas Instruments · Counters, Dividers · TSSOP-16

SN74HC193QPWRG4Q1 from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Data input B for parallel load when LOAD is low.
2 QB output Flip-flop output B.
3 QA output Flip-flop output A.
4 DOWN input Count down clock input (active on rising edge when UP is high).
5 UP input Count up clock input (active on rising edge when DOWN is high).
6 QC output Flip-flop output C.
7 QD output Flip-flop output D.
8 GND power_in Ground (0 V reference).
9 D input Data input D for parallel load when LOAD is low.
10 C input Data input C for parallel load when LOAD is low.
11 LOAD input Parallel load control input (active low); loads data inputs A-D into flip-flops when low.
12 CO output Carry output; produces active low pulse when count reaches 15 and UP is low.
13 BO output Borrow output; produces active low pulse when count reaches 0 and DOWN is low.
14 CLR input Clear input (active high); forces all outputs to low level when high.
15 A input Data input A for parallel load when LOAD is low.
16 VCC power_in Supply voltage; operating range 2 V to 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC193QPWRG4Q1
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc193qpwrg4q1-etched.step / sn74hc193qpwrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc193qpwrg4q1.step / sn74hc193qpwrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 c5022d3e7e2dfbf3, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF