component

SN74HC190N

Public Made by Adom

by adom

XBLW Counters, Dividers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74hc190nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers sn74hc190n: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
sn74hc190n-etched.glb Publish 0.1.0 · Ray 8d ago
sn74hc190n-etched.step sn74hc190n: factory component page (tier=lcsc) · Ray 8d ago
sn74hc190n-hero.glb sn74hc190n: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
sn74hc190n-hero.overlay.json Publish 0.1.0 · Ray 8d ago
sn74hc190n.glb Publish 0.1.0 · Ray 8d ago
sn74hc190n.kicad_mod Publish 0.1.0 · Ray 8d ago
sn74hc190n.kicad_sym Publish 0.1.0 · Ray 8d ago
sn74hc190n.lbr Publish 0.1.0 · Ray 8d ago
sn74hc190n.step Publish 0.1.0 · Ray 8d ago

SN74HC190N

XBLW · Counters, Dividers · DIP-16

SN74HC190N from XBLW, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D1 input Parallel data input 1, loaded into the counter when PL is LOW.
2 Q1 output Flip-flop output 1 of the counter.
3 Q0 output Flip-flop output 0 of the counter.
4 CE input Count enable input, active LOW; a HIGH level inhibits counting.
5 U/D input Up/down input that sets the counting direction (LOW counts up, HIGH counts down).
6 Q2 output Flip-flop output 2 of the counter.
7 Q3 output Flip-flop output 3 of the counter.
8 GND power_in Ground (0V).
9 D3 input Parallel data input 3, loaded into the counter when PL is LOW.
10 D2 input Parallel data input 2, loaded into the counter when PL is LOW.
11 PL input Asynchronous parallel load input, active LOW; overrides counting.
12 TC output Terminal count output; goes HIGH at zero in count-down or at 9 in count-up mode.
13 RC output Ripple clock output, active LOW; follows the clock pulse when TC is HIGH and CE is LOW.
14 CP input Clock input, LOW-to-HIGH edge-triggered.
15 D0 input Parallel data input 0, loaded into the counter when PL is LOW.
16 VCC power_in Supply voltage; recommended 2.0V to 6.0V, absolute maximum 7.0V.

Key specifications

Parameter Value
Manufacturer XBLW
Package DIP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC190N
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc190n-etched.step / sn74hc190n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc190n.step / sn74hc190n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW datasheet (22 pp, sha256 38127def113ffaa5, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF