component
SN74HC175N
Public Made by Adomby adom
Texas Instruments Flip Flops, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HC175N
Texas Instruments · Flip Flops · DIP-16
SN74HC175N from Texas Instruments, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLR | input | Active-low direct clear input that forces all Q outputs low and Q-bar outputs high regardless of CLK and D; clear pulse duration is 16 ns minimum at 4.5 V (25°C). |
| 2 | 1Q | output | Flip-flop 1 true output, driving ±4 mA at 4.5 V. |
| 3 | 1Q̄ | output | Flip-flop 1 complementary output, driving ±4 mA at 4.5 V. |
| 4 | 1D | input | Flip-flop 1 data input, transferred to the outputs on the rising edge of CLK with setup time met. |
| 5 | 2D | input | Flip-flop 2 data input, transferred to the outputs on the rising edge of CLK with setup time met. |
| 6 | 2Q̄ | output | Flip-flop 2 complementary output, driving ±4 mA at 4.5 V. |
| 7 | 2Q | output | Flip-flop 2 true output, driving ±4 mA at 4.5 V. |
| 8 | GND | power_in | Ground; continuous current through VCC or GND is limited to ±50 mA. |
| 9 | CLK | input | Common positive-edge clock input for all four flip-flops, with fmax of 25 MHz minimum at 4.5 V for SN74HC175. |
| 10 | 3Q | output | Flip-flop 3 true output, driving ±4 mA at 4.5 V. |
| 11 | 3Q̄ | output | Flip-flop 3 complementary output, driving ±4 mA at 4.5 V. |
| 12 | 3D | input | Flip-flop 3 data input, transferred to the outputs on the rising edge of CLK with setup time met. |
| 13 | 4D | input | Flip-flop 4 data input, transferred to the outputs on the rising edge of CLK with setup time met. |
| 14 | 4Q̄ | output | Flip-flop 4 complementary output, driving ±4 mA at 4.5 V. |
| 15 | 4Q | output | Flip-flop 4 true output, driving ±4 mA at 4.5 V. |
| 16 | VCC | power_in | Supply voltage, 2 V to 6 V recommended (absolute max 7 V); a 0.1-µF bypass capacitor close to the pin is recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | DIP-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN74HC175N - Footprint:
Package_DIP:DIP-16_W7.62mm - 3D model: DIP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74hc175n-etched.step/sn74hc175n-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc175n.step/sn74hc175n.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (31 pp, sha256
a8340de8986d6ca7, retrieved 2026-10-06, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).