component

SN74HC166PWR

Public Made by Adom

by adom

Texas Instruments Shift Registers, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74hc166pwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC166PWR

Texas Instruments · Shift Registers · TSSOP-16

SN74HC166PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SER input Serial input for data entering the shift register during shift mode (SH/LD high).
2 A input Parallel input A, loaded into shift register during load mode (SH/LD low).
3 B input Parallel input B, loaded into shift register during load mode (SH/LD low).
4 C input Parallel input C, loaded into shift register during load mode (SH/LD low).
5 D input Parallel input D, loaded into shift register during load mode (SH/LD low).
6 CLK INH input Clock inhibit input; high level prevents clocking, low level enables CLK input.
7 CLK input Clock input, positive edge triggered; controls serial shifting and parallel loading operations.
8 GND power_in Ground reference, negative supply connection.
9 CLR input Clear input, active low; asynchronously resets all internal registers to zero.
10 E input Parallel input E, loaded into shift register during load mode (SH/LD low).
11 F input Parallel input F, loaded into shift register during load mode (SH/LD low).
12 G input Parallel input G, loaded into shift register during load mode (SH/LD low).
13 QH output Serial output from the eighth stage of the shift register.
14 H input Parallel input H, loaded into shift register during load mode (SH/LD low).
15 SH/LD input Shift/load select input; high enables serial shifting, low enables parallel data loading on next clock pulse.
16 VCC power_in Positive supply voltage, 2V to 6V operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC166PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc166pwr-etched.step / sn74hc166pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc166pwr.step / sn74hc166pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 80a9a6016c8f4079, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF