component

SN74HC165DTR

Public Made by Adom

by adom

XBLW Shift Registers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74hc165dtrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers sn74hc165dtr: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
sn74hc165dtr-etched.glb Publish 0.1.0 · Ray 5d ago
sn74hc165dtr-etched.step sn74hc165dtr: factory component page (tier=lcsc) · Ray 5d ago
sn74hc165dtr-hero.glb sn74hc165dtr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
sn74hc165dtr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
sn74hc165dtr.glb Publish 0.1.0 · Ray 5d ago
sn74hc165dtr.kicad_mod Publish 0.1.0 · Ray 5d ago
sn74hc165dtr.kicad_sym Publish 0.1.0 · Ray 5d ago
sn74hc165dtr.lbr Publish 0.1.0 · Ray 5d ago
sn74hc165dtr.step Publish 0.1.0 · Ray 5d ago

SN74HC165DTR

XBLW · Shift Registers · SOP-16

SN74HC165DTR from XBLW, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PL input Asynchronous parallel load input (active LOW).
2 CP input Clock input, LOW-to-HIGH edge-triggered.
3 D4 input Parallel data input (also referred to as Dn).
4 D5 input Parallel data input (also referred to as Dn).
5 D6 input Parallel data input (also referred to as Dn).
6 D7 input Parallel data input (also referred to as Dn).
7 Q7̅ output Complementary output from the last stage.
8 GND power_in Ground (0 V).
9 Q7 output Serial output from the last stage.
10 DS input Serial data input.
11 D0 input Parallel data input (also referred to as Dn).
12 D1 input Parallel data input (also referred to as Dn).
13 D2 input Parallel data input (also referred to as Dn).
14 D3 input Parallel data input (also referred to as Dn).
15 CE input Clock enable input (active LOW).
16 VCC power_in Supply voltage.

Key specifications

Parameter Value
Manufacturer XBLW
Package SOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74HC165DTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc165dtr-etched.step / sn74hc165dtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc165dtr.step / sn74hc165dtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW datasheet (16 pp, sha256 c4cc4852263722f6, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF