Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC151N

XBLW SN74HC151N XBLW · Signal Switches / Encoders & Decoders / Multiplexers · DIP-16

SN74HC151N from XBLW SN74HC151N XBLW, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I3 input Data input 3. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
2 I2 input Data input 2. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
3 I1 input Data input 1. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
4 I0 input Data input 0. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
5 Y output Multiplexer output. Non-inverting output presenting the value of the selected data input (I0-I7) when E is LOW; forced LOW when E is HIGH.
6 ~Y output Complementary multiplexer output. Inverted version of Y; forced HIGH when E is HIGH.
7 ~E input Active-LOW enable input. When HIGH the multiplexer is disabled (Y=LOW, ~Y=HIGH); when LOW the selected data input is routed to the outputs.
8 GND power_in Ground reference, 0 V.
9 S2 input Common data select input, bit 2 (MSB). With S0/S1 selects which of I0-I7 is routed to the output.
10 S1 input Common data select input, bit 1. With S0/S2 selects which of I0-I7 is routed to the output.
11 S0 input Common data select input, bit 0 (LSB). With S1/S2 selects which of I0-I7 is routed to the output.
12 I7 input Data input 7. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
13 I6 input Data input 6. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
14 I5 input Data input 5. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
15 I4 input Data input 4. One of eight multiplexer data inputs selected by S0-S2 and routed to output Y when enable E is LOW.
16 VCC power_in Positive supply voltage. Recommended operating range 2.0 V to 6.0 V (typical 5.0 V); absolute max +7.0 V.

Key specifications

Parameter Value
Manufacturer XBLW SN74HC151N XBLW
Package DIP-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • SN74HC151NN
  • SN74HC151NDTR
  • SN74HC151NTDTR

CAD (KiCad official)

  • Symbol: SN74HC151N
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74hc151n-etched.step / sn74hc151n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc151n.step / sn74hc151n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW SN74HC151N XBLW datasheet (18 pp, sha256 79854af3c3852d32, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF