Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC14DBR

Texas Instruments · Inverters · SSOP-14-208mil

SN74HC14DBR from Texas Instruments, in a SSOP-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
2 1Y output Channel 1 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
3 2A input Channel 2 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
4 2Y output Channel 2 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
5 3A input Channel 3 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
6 3Y output Channel 3 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
7 GND power_in Ground; 0V reference and maximum output sink current terminal for all output stages
8 4Y output Channel 4 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
9 4A input Channel 4 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
10 5Y output Channel 5 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
11 5A input Channel 5 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
12 6Y output Channel 6 inverted output (Y = NOT A) with balanced CMOS push-pull output; sources/sinks continuous up to ±25 mA
13 6A input Channel 6 Schmitt-trigger inverter input; accepts 0V to VCC with hysteresis ΔVT (min 0.2V at 2V, typical 0.6V at 2V supply)
14 VCC power_in Positive power supply voltage; operating range 2V minimum to 6V maximum with 5V nominal (source current limit ±50 mA continuous through VCC)

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-14-208mil
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HC14DBR
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74hc14dbr-etched.step / sn74hc14dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc14dbr.step / sn74hc14dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 3b0447739f5419ce, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF