component

SN74HC13N

Public Made by Adom

by adom

lingxingic Logic Gates, DIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74hc13nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sn74hc13n: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sn74hc13n-etched.glb Publish 0.1.0 · Ray 7d ago
sn74hc13n-etched.step sn74hc13n: factory component page (tier=lcsc) · Ray 7d ago
sn74hc13n-hero.glb sn74hc13n: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sn74hc13n-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sn74hc13n.glb Publish 0.1.0 · Ray 7d ago
sn74hc13n.kicad_mod Publish 0.1.0 · Ray 7d ago
sn74hc13n.kicad_sym Publish 0.1.0 · Ray 7d ago
sn74hc13n.lbr Publish 0.1.0 · Ray 7d ago
sn74hc13n.step Publish 0.1.0 · Ray 7d ago

SN74HC13N

lingxingic · Logic Gates · DIP-14

SN74HC13N from lingxingic, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input 1A of NAND gate 1; the gate output 1Y goes LOW only when all four inputs 1A to 1D are HIGH.
2 1B input Data input 1B of NAND gate 1; any LOW on this input forces output 1Y HIGH.
3 n.c. unconnected Not connected internally; leave floating.
4 1C input Data input 1C of NAND gate 1; any LOW on this input forces output 1Y HIGH.
5 1D input Data input 1D of NAND gate 1; any LOW on this input forces output 1Y HIGH.
6 1Y output Data output of NAND gate 1, the NAND of inputs 1A to 1D with Schmitt-trigger input thresholds.
7 GND power_in Ground (0 V) reference for all voltages on the device.
8 2Y output Data output of NAND gate 2, the NAND of inputs 2A to 2D with Schmitt-trigger input thresholds.
9 2A input Data input 2A of NAND gate 2; the gate output 2Y goes LOW only when all four inputs 2A to 2D are HIGH.
10 2B input Data input 2B of NAND gate 2; any LOW on this input forces output 2Y HIGH.
11 n.c. unconnected Not connected internally; leave floating.
12 2C input Data input 2C of NAND gate 2; any LOW on this input forces output 2Y HIGH.
13 2D input Data input 2D of NAND gate 2; any LOW on this input forces output 2Y HIGH.
14 VCC power_in Supply voltage; recommended 2.0 V to 6.0 V for SN74HC13 with 7 V absolute maximum (-0.5 V to +7 V).

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 5
supply current ICC 50 mA 5
output current IO -25 25 mA -0.5V < VO < VCC+0.5V 5
soldering temperature TL 245 ℃ 10s, DIP 5
supply voltage VCC 2 5 6 V 5
ambient temperature Tamb -40 125 ℃ 5
positive-going threshold voltage VT+ 0.7 1.18 1.5 V Tamb=-40℃ to +85℃; VCC=2.0V 6
positive-going threshold voltage VT+ 1.7 2.38 3.15 V Tamb=-40℃ to +85℃; VCC=4.5V 6
positive-going threshold voltage VT+ 2.1 3.14 4.2 V Tamb=-40℃ to +85℃; VCC=6.0V 6
negative-going threshold voltage VT- 0.3 0.52 0.9 V Tamb=-40℃ to +85℃; VCC=2.0V 6
negative-going threshold voltage VT- 0.9 1.4 2 V Tamb=-40℃ to +85℃; VCC=4.5V 6
negative-going threshold voltage VT- 1.2 1.89 2.6 V Tamb=-40℃ to +85℃; VCC=6.0V 6
hysteresis voltage VH 0.2 0.66 1 V Tamb=-40℃ to +85℃; VCC=2.0V 6
hysteresis voltage VH 0.4 0.98 1.4 V Tamb=-40℃ to +85℃; VCC=4.5V 6
hysteresis voltage VH 0.6 1.25 1.6 V Tamb=-40℃ to +85℃; VCC=6.0V 6
HIGH-level output voltage VOH 1.9 2 V Tamb=-40℃ to +85℃; VCC=2.0V; IO=-20uA 6
HIGH-level output voltage VOH 4.4 4.5 V Tamb=-40℃ to +85℃; VCC=4.5V; IO=-20uA 6
HIGH-level output voltage VOH 5.9 6 V Tamb=-40℃ to +85℃; VCC=6.0V; IO=-20uA 6
HIGH-level output voltage VOH 3.84 4.32 V Tamb=-40℃ to +85℃; VCC=4.5V; IO=-4.0mA 6
HIGH-level output voltage VOH 5.34 5.81 V Tamb=-40℃ to +85℃; VCC=6.0V; IO=-5.2mA 6
LOW-level output voltage VOL 0 0.1 V Tamb=-40℃ to +85℃; VCC=2.0V; IO=20uA 6
LOW-level output voltage VOL 0.15 0.33 V Tamb=-40℃ to +85℃; VCC=4.5V; IO=4.0mA 6
LOW-level output voltage VOL 0.16 0.33 V Tamb=-40℃ to +85℃; VCC=6.0V; IO=5.2mA 6
input leakage current II -1 1 uA Tamb=-40℃ to +85℃; VCC=6.0V; VI=VCC or GND 6
supply current ICC 20 uA Tamb=-40℃ to +85℃; VCC=6.0V; VI=VCC or GND; IO=0A 6
positive-going threshold voltage VT+ 0.7 1.5 V Tamb=-40℃ to +125℃; VCC=2.0V 7
positive-going threshold voltage VT+ 1.7 3.15 V Tamb=-40℃ to +125℃; VCC=4.5V 7
positive-going threshold voltage VT+ 2.1 4.2 V Tamb=-40℃ to +125℃; VCC=6.0V 7
negative-going threshold voltage VT- 0.3 0.9 V Tamb=-40℃ to +125℃; VCC=2.0V 7
negative-going threshold voltage VT- 0.9 2 V Tamb=-40℃ to +125℃; VCC=4.5V 7
negative-going threshold voltage VT- 1.2 2.6 V Tamb=-40℃ to +125℃; VCC=6.0V 7
hysteresis voltage VH 0.2 1 V Tamb=-40℃ to +125℃; VCC=2.0V 7
hysteresis voltage VH 0.4 1.4 V Tamb=-40℃ to +125℃; VCC=4.5V 7
hysteresis voltage VH 0.6 1.6 V Tamb=-40℃ to +125℃; VCC=6.0V 7
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +125℃; VCC=2.0V; IO=-20uA 7
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +125℃; VCC=4.5V; IO=-20uA 7
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +125℃; VCC=6.0V; IO=-20uA 7
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +125℃; VCC=4.5V; IO=-4.0mA 7
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +125℃; VCC=6.0V; IO=-5.2mA 7
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +125℃; VCC=2.0V; IO=20uA 7
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +125℃; VCC=4.5V; IO=4.0mA 7
input leakage current II -1 1 uA Tamb=-40℃ to +125℃; VCC=6.0V; VI=VCC or GND 7
supply current ICC 40 uA Tamb=-40℃ to +125℃; VCC=6.0V; VI=VCC or GND; IO=0A 7
propagation delay tPLH, tPHL tPLH, tPHL 41 155 ns Tamb=-40℃ to +85℃; VCC=2.0V; CL=50pF; see Figure 4 8
propagation delay tPLH, tPHL tPLH, tPHL 15 31 ns Tamb=-40℃ to +85℃; VCC=4.5V; CL=50pF 8
propagation delay tPLH, tPHL tPLH, tPHL 12 26 ns Tamb=-40℃ to +85℃; VCC=6.0V; CL=50pF 8
transition time tTHL, tTLH tTHL, tTLH 19 95 ns Tamb=-40℃ to +85℃; VCC=2.0V; CL=50pF; see Figure 4 8
transition time tTHL, tTLH tTHL, tTLH 7 19 ns Tamb=-40℃ to +85℃; VCC=4.5V; CL=50pF 8
transition time tTHL, tTLH tTHL, tTLH 6 15 ns Tamb=-40℃ to +85℃; VCC=6.0V; CL=50pF 8
propagation delay tPLH, tPHL tPLH, tPHL 190 ns Tamb=-40℃ to +125℃; VCC=2.0V; CL=50pF; see Figure 4 8
propagation delay tPLH, tPHL tPLH, tPHL 38 ns Tamb=-40℃ to +125℃; VCC=4.5V; CL=50pF 8
propagation delay tPLH, tPHL tPLH, tPHL 32 ns Tamb=-40℃ to +125℃; VCC=6.0V; CL=50pF 8
transition time tTHL, tTLH tTHL, tTLH 110 ns Tamb=-40℃ to +125℃; VCC=2.0V; CL=50pF; see Figure 4 8
transition time tTHL, tTLH tTHL, tTLH 22 ns Tamb=-40℃ to +125℃; VCC=4.5V; CL=50pF 8
transition time tTHL, tTLH tTHL, tTLH 19 ns Tamb=-40℃ to +125℃; VCC=6.0V; CL=50pF 8

CAD (KiCad official)

  • Symbol: SN74HC13N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hc13n-etched.step / sn74hc13n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc13n.step / sn74hc13n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (14 pp, sha256 1d587d244e73988e, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF