component
SN74HC132QDRG4Q1
Public Made by Adomby adom
Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HC132QDRG4Q1
Texas Instruments · Logic Gates · SOIC-14
SN74HC132QDRG4Q1 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Schmitt-trigger input A for NAND gate 1; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 2 | 1B | input | Schmitt-trigger input B for NAND gate 1; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 3 | 1Y | output | Output of NAND gate 1; drives output voltage 0V to VCC; implements Boolean function Y = 1A ● 1B. |
| 4 | 2A | input | Schmitt-trigger input A for NAND gate 2; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 5 | 2B | input | Schmitt-trigger input B for NAND gate 2; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 6 | 2Y | output | Output of NAND gate 2; drives output voltage 0V to VCC; implements Boolean function Y = 2A ● 2B. |
| 7 | GND | power_in | Ground; 0V reference for the device. |
| 8 | 3Y | output | Output of NAND gate 3; drives output voltage 0V to VCC; implements Boolean function Y = 3A ● 3B. |
| 9 | 3A | input | Schmitt-trigger input A for NAND gate 3; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 10 | 3B | input | Schmitt-trigger input B for NAND gate 3; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 11 | 4Y | output | Output of NAND gate 4; drives output voltage 0V to VCC; implements Boolean function Y = 4A ● 4B. |
| 12 | 4A | input | Schmitt-trigger input A for NAND gate 4; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 13 | 4B | input | Schmitt-trigger input B for NAND gate 4; accepts input voltage 0V to VCC per Recommended Operating Conditions. |
| 14 | VCC | power_in | Positive supply voltage; rated 2V to 6V per Recommended Operating Conditions (section 6.3). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74HC132QDRG4Q1 - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
sn74hc132qdrg4q1-etched.step/sn74hc132qdrg4q1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc132qdrg4q1.step/sn74hc132qdrg4q1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (24 pp, sha256
fd4cb1ae3b69f3f9, retrieved 2026-09-26, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).